# STUDY OF SYNCHRO AND DEVELOPMENT OF SYNCHRO-TO-DIGITAL CONVERTER FOR INSTRUMENTATION & CONTROL APPLICATIONS

By

# DEEPAK. CH

### (ENGG02201104013)

Indira Gandhi Centre for Atomic Research, Kalpakkam

A thesis submitted to the Board of Studies in Engineering Sciences In partial fulfillment of requirements For the Degree of

### **DOCTOR OF PHILOSOPHY**

of HOMI BHABHA NATIONAL INSTITUTE MUMBAI, INDIA.



August, 2017

# HOMI BHABHA NATIONAL INSTITUTE

### **Recommendations of the Viva Voce Board**

As members of the Viva Voce Board, we certify that we have read the dissertation prepared by **DEEPAK.CH** entitled "Study of Synchro and Development of Synchro-to-Digital Converter for Instrumentation & Control Applications" and recommend that it may be accepted as fulfilling the thesis requirement for the award of Degree of Doctor of Philosophy.

(257	Date: 23 10 20/7
Chairman: Dr. K. Velusamy	Date: 6et 23,2017
Guide/ Convener : Dr. G. Amarendra	
BIChes	Date: 23/10/2017
Co-guide : Dr. B.P.C. Rao	Date: 23 10 2017.
Member-1 : Dr. Tripura Sundari	
Leptry	Date: 23/10/2017
Member-2 : Dr. Anish Kumar	
	Date: 23/10/2017
Member-3 : Dr. M. Kamruddin	Date: 23/10/17
Technology Advisor : Sri. Ø. Venkat Kishore	
Coelleure )	Date: 23/10/17
External examiner : NSNM (23.X.1)	
(Brog N-S- 10 PWor	my)
Final approval and acceptance of this thesis is contingent up	oon the candidate's submission of
the final copies of the thesis to HBNI.	

We hereby certify that we have read this thesis prepared under our direction and recommend that it may be accepted as fulfilling the thesis requirement.

Date: 23/10/20/7-Place: IGCAR, Kalpakkam Dr. B.P.C. Rao (Co-Guide)

Dr. G. Amarendra (Guide)

## CERTIFICATE

I hereby certify that I have read this thesis prepared under my direction and recommend that it may be accepted as fulfilling the thesis requirement.

Date : Place :

4

Dr. G. Amarendra

Charles Charles

made. Requests for permission h (Guide) of quotation

### STATEMENT BY AUTHOR

This dissertation has been submitted in partial fulfillment of requirements for an advanced degree at Homi Bhabha National Institute (HBNI) and is deposited in the Library to be made available to borrowers under rules of the HBNI.

Brief quotations from this dissertation are allowable without special permission, provided that accurate acknowledgement of source is made. Requests for permission for extended quotation from or reproduction of this manuscript in whole or in part may be granted by the Competent Authority of HBNI when in his or her judgment the proposed use of the material is in the interests of scholarship. In all other instances, however, permission must be obtained from the author.

(DEEPAK. CH)

## DECLARATION

I, hereby declare that the investigation presented in the thesis has been carried out by me. The work is original and has not been submitted earlier as a whole or in part for a degree/diploma at this or any other Institution/University.

(DEEPAK. CH)

interest

### List of Publications arising from the thesis

#### Journals

- Deepak Chenumalla, Venkat Kishore Garimella and Amarendra Gagnavarapu, õModeling and simulation of synchro & synchro-to-digital converter for electrical motor drives, ö*IET Science, Measurement & Technology*, vol.10, issue 1, pp. 58-68, 2016. (*Science Citation Indexed*)
- Ch. Deepak, G. Venkat Kishore, Rajesh Vadarevu and G. Amarendra, õA New Approach for Synchro Shaft Position Measurement Using Pulse Width Modulation,ö *International Journal of Instrumentation Technology*, Inderscience, vol.1, no.3, pp. 241-257, 2014.
- Deepak. Ch, G. Venkat Kishore, G. Amarendra and D. Thirugnanamurthy, õSynchro-to-Digital Converter Using Digital Peak Detection Method,ö *International Journal of Computer Technology and Electronics Engineering*, vol. 3, issue 1, pp. 31-38, 2013.

#### Conferences

- Deepak. Ch, G. Venkat Kishore and G. Amarendra, õAnalysis and Design of Stator Terminal Reversal Connection Detector for Synchro-to-Digital Converter, *öIEEE International Conference on Intelligent Computing and Control Systems (ICICCS-2017),* Madurai, Tamilnadu, India, June 2017.
- Deepak. Ch, G. Venkat Kishore and G. Amarendra, õDesign of Loss of Signal Detector for Synchro-to-Digital Converter, *iEEE International Conference on Control, Instrumentation, Communication & Computational Technologies (ICCICCT-2014)*, Kumaracoil, Tamilnadu, India, pp. 800-805, July 2014. (*Best paper award*)
- Deepak. Ch, G. Venkat Kishore, G. Amarendra and K. Palanisami, õA Linear Approach for Synchro-to-DC Converter Using Pulse Width Modulation,ö *IEEE International Conference on Advanced Electronic Systems (ICAES-2013)*, Pilani, Rajastan, India, pp. 207-211, September 2013.

### ACKNOWLEDGEMENTS

This research work could not have been realized without the support of many people. At the outset, I am very much indebted to Department of Atomic Energy, Government of India for providing the prestigious DAE Graduate Fellowship Scheme (DGFS) - Ph.D fellowship to carry out the work at the Indira Gandhi Centre for Atomic Research (IGCAR), Kalpakkam, India in association with the Homi Bhabha National Institute (HBNI), Mumbai, India.

I express my sincere indebtedness to my guide Dr. G. Amarendra, Director, Material Science Group for his guidance, valuable suggestions and encouragement during the research work. I am thankful to Sri. G. Venkat Kishore (Scientific Officer-F, EID, EIG) for being my friendly technology advisor. His strong opinions, questions, and suggestions have significantly improved my work.

I am grateful to my other doctoral committee members ó Dr. K. Velusamy (Chairman), Associate Director, Nuclear Systems Analysis Group; Dr. B.P.C. Rao (Co-guide), Associate Director, QAD; Dr. Tripura Sundari (Member-1), Head, EIS, MSG; Dr. Anish Kumar (Member-2), Head, UMS, MMG and Dr. M. Kamruddin (Member-3), Associate Director, Accelerator & Nanoscience Group for their co-operation, valuable suggestions, reviewing the work progress and proof reading the synopsis. I am thankful to Dr. G. Sasikala, Dean, Academic, Engineering Sciences, IGCAR for valuable guidelines in the completion of thesis work.

I express my gratitude towards Dr. A.K Bhaduri (Director, IGCAR), Dr. S.A.V Satyamurty (former Director, IGCAR), Dr. P.R. Vasudeva Rao (former Director, IGCAR), Sri S.C. Chetal (former Director, IGCAR) and Dr. Baldev Raj (former Director, IGCAR) for their support to the research scholars. I am thankful to Dr. P. Swaminathan (former Director, EIG), for introducing and motivating me to take up the research topic. I am thankful to Dr. T.

Jayakumar (former Director, MMG) for giving the inputs towards research content in this work.

I would like to thank Dr. B.K Panigrahi (Director, EIG), Sri. K. Madhusoodanan (former Director, EIG) and Sri N. Murali (former Associate Director, ICG, EIRSG) for motivation and support.

I am thankful to Dr. M. Sai Baba (former Director, RMG) for all his support and encouragement during the tenure.

I would like to thank Dr. D. Thirugnana Murty (Head, EID), Sri. K. Palanisami (Head, PES), Sri. B. Ramaswamy Pillai (former Head, PES), Sri. M.A Sanjith, Smt. K. Kameswari, Sri. Rajesh Vadarevu, Sri. Shanmuganathi and other colleagues of EIG for their valuable support. I would like to thank Sri. M. Kasinathan, Sri. Manimaran, and Sri. Raghavan Komanduri for reviewing the thesis and providing valuable comments.

I thank Dr. T.V. Krishna Mohan, Head, Engineering Simulation Section, WSCD, guiding me in all aspects.

I would like to thank Sri. Kalyana Rao Kuchipudi for personally showing and explaining the different building blocks of Fast Breeder Test Reactor (FBTR). This visit is useful for me to understand reactor assembly and operation.

I appreciate the timely help of Mr. Logesh kumar, Mrs. E.F.C. Rajakumari, Mr. Armugam, Mrs. Indira P. Logu and Mrs. N. Hemalatha.

I am grateful to my father Sri. Ravinder, mother Smt. Vijaya, brother Sandeep and family, sister Swapna and family, father-in-law Rajanarsaiah and family, sister-in-laws Vasantha and family, Srilatha and family for their moral support and numerous blessings.

Most importantly, I thank my wife Sridevi and daughters Parinitha, Pranavi for always being there with me and being a constant source of inspiration.

I am thankful to my friends, Dr. Arun babu, Dr. Paawan Sharma, Dr. Govindharasu, Dr. Bubathi, Anil, Ashutosh, Srihari, Sumathi, Nidhin, Venkatesh, Sambasiva Rao, Mahendra, Yadagiri, Kalyan, Hari Prasad, Dhanashekaran, Siva Keshava Reddy, Pradeep, Ramana, Laxminarayana, Ravi, Varun, Prasanna, Srinivasan, Chandan Kumar Bhagat, Avinash, Siva Srinivas for making my stay wonderful. I thank my family friends, D. Siva Kumar and family; Dr. Trinadha Raja and family for their care on us.

## CONTENTS

Abs	tract		i
List	of figur	res	v
List	List of tables		ix
List	of acros	nyms	х
СН	APTEI	<b>R1 INTRODUCTION</b>	1
1.1	Forew	ord	2
1.2	Fuel h	andling mechanisms of nuclear reactor	3
	1.2.1	Small Rotatable Plug and Large Rotatable Plug system (SRP and LRP)	3
	1.2.2	Transfer Arm system (TA)	3
1.3	Motiv	ation	6
1.4	Organ	ization of thesis	6
	Refere	ences	7
СН	APTEI	R 2 SYNCHRO & SYNCHRO-TO-DIGITAL CONVERTER	8
2.1	Synch	ro	9
	2.1.2	Principle of a synchro	10
	2.1.2	Construction of synchro	12
	2.1.3	Types of synchro	13
		2.1.3.1 Torque synchros	13
		2.1.3.2 Control synchros	15
2.2	Synch	ro parameters	16
	2.2.1	Reference voltage and reference frequency	16
	2.2.2	Accuracy	16
	2.2.3	Transformation ration	17

	2.2.4	Impedances	17
	2.2.5	Input current	17
	2.2.6	Input power	18
	2.2.7	Part number	18
2.3	Handli	ng of synchros	19
2.4	Synchi	ro-to-Digital Converter (SDC)	20
	2.4.1	Tracking based approach	20
	2.4.2	Inverse tangent based approach	22
2.5	Literat	ure review of synchro/ resolver-to-digital conversion methods	24
	Refere	nces	30

CH	APTEI	R 3 MATHEMATICAL STUDY OF SYNCHRO AND	
		MODELING OF SYNCHRO-TO-DIGITAL CONVERTER USING MATLAB/SIMULINK	34
3.1	Deriva	tion of synchro transmitterøs electrical signals	35
3.2	Metho	dology	37
3.3	Simula	ation results	44
3.4	Study	of non-ideal characteristics	52
	3.4.1	Amplitude imbalance	52
	3.4.2	Imperfect quadrature	55
	3.4.3	Reference signal phase shift	58
	3.4.4	Excitation signal distortion	59
3.5	Conclu	asion	61
	Refere	ences	61

CH	CHAPTER 4 SYNCHRO-TO-DIGITAL CONVERTER DESIGN	
	USING DIGITAL PEAK DETECTION APPROACH	0-
4.1	Methodology	63
	4.1.1 Digital peak detection logic	65

	4.1.2	Logic for latching and reset signal generation	65
	4.1.3	Quadrant determination	67
	4.1.4	Arctangent implementation	69
4.2	Simul	ation	70
4.3	Concl	usion	74
	Refere	ences	74
СН	APTE	R 5 HARDWARE IMPLEMENTATION OF SYNCHRO-TO-DIGITAL CONVERTER	75
5.1	Metho	dology	76
	5.1.1	Generation of pulse width modulated signal using comparator	78
	5.1.2	Complex Programmable Logic Device (CPLD,	
			79

		SYNCHRO-TO-DIGITAL CONVERTER	10
5.1	Metho	odology	76
	5.1.1	Generation of pulse width modulated signal using comparator	78
	5.1.2	Complex Programmable Logic Device (CPLD,	70
		EPM3128ATC100)	79
		5.1.2.1 Angle estimator block	79
		5.1.2.2 Quadrant detector block	81
	5.1.3	Microcontroller (PIC18F25K22)	82
5.2	Imple	mentation	83
	5.2.1	Schematic circuits	83
	5.2.2	Experimental setup	92
5.3	Exper	imental results	94
5.4	Concl	usion	101
	Refere	ences	102

CH	APTE	R 6 IMPLEMENTATION OF DIAGNOSTIC	
		FEATURES FOR SYNCHRO-TO-DIGITAL	103
		CONVERTER	
6.1	Design	n of loss of signal detector	104
	6.1.1	Methodology	104
	6.1.2	Implementation	106

	6.1.3	Experimental results	107
6.2	Design	n of reversal connection detector	109
	6.2.1	Methodology	109
	6.2.2	Implementation	115
	6.2.3	Experimental results	116
6.3	Conclu	usion	120
	Refere	ences	120
CH	APTE	R 7 SUMMARY AND FUTURE SCOPE	122
7.1	Summ	ary	123
7.2	Future	e scope	124
APPENDICES		CES	125

A.	Electronic scott-T simplification	126
B.	8051 microcontroller software code	127
C.	PIC microcontroller software code	129
D.	Bill Of Materials (BOM) of prototype SDC	132

### <u>Abstract</u>

### 1. Context

The rotary angular position and speed of a motor shaft are important to sense and control various motor drive systems. Positional sensors and their associated converters are used to extract these parameters. The standard control systems mainly use optical and magnetic encoders for position and speed measurements. The optical encoders are expensive compared to the magnetic based sensors such as synchros and resolvers. In case of synchros, the electrical outputs are transmitted over distances upto 10 meters over three wires. The conversion of mechanical angular information to the electrical signals will be ratio-metric in principle; hence a high degree of noise immunity is achieved. Traditionally, synchros have been used in harsh environments involving noise, high temperature and vibration. Synchro has one primary winding and three secondary windings with each secondary winding mechanically oriented  $120^0$  apart.

At present Synchro-to-Digital Converter (SDC) is increasingly used for precise measurement of rotary position, such as control rod, guide tube, gripper assembly etc. in fast reactor programme. A detailed literature survey indicates that the SDC/RDC is more expensive than positional sensors. Therefore, an investigation has been carried out for SDC to achieve a costeffective converter with acceptable performance. In addition, all the earlier converters do not have the feature of digital readout for rotor shaft position and speed as a single solution. Hence, a method is presented here which computes both position and speed of the shaft in digital form.

#### 2. Methods

A model for SDC is developed in MATLAB/Simulink environment. It consists of scott-T circuit, comparators, monoshot circuits, Sample & Hold (S&H) circuits, quadrant detector and an absolute angle estimator. The scott-T circuit converts three signals of synchro into two

signals format and denoted as  $V_S$  and  $V_C$ . The position information of synchro shaft present in peak amplitudes of scott-T outputs. Here, the monoshot and S&H circuit act as demodulator to extract the angle information of the shaft. The basic idea of this method is to extract the instantaneous peak amplitudes of scott-T outputs using demodulators and division of these values followed by inverse tangent operation. Then the absolute shaft angle is calculated using the quadrant detector bits. The quadrant detector bits give the information of quadrant in which shaft angle falls. In the process of demodulation, the monoshot employs a resistor and capacitor as external components to generate sampling signal for S&H circuit. Due to temperature variation and drift in resistance, it is difficult to generate sampling pulses exactly at peak amplitudes of  $V_S$  and  $V_C$ . So a digital approach is adopted to extract the peak amplitudes of synchro.

In this method the synchro signals are demodulated using digital peak detectors to extract the rotor angle information. There are two digital peak detectors used to get peak amplitudes of scott-T signals. The digital peak detector consists of a comparator, 10-bit counter and 10-bit Digital-to-Analog Converter (DAC). Here, the comparator enables the counter, which starts counting until peak value of the input signal is reached. Now the counter provides digital output corresponding to the peak amplitude information and fed to latching circuit. This method requires stringent and high speed DACs to implement digital peak detectors. Further, the DAC is operated with a fixed reference voltage; it cannot give good resolution for output shaft angle because the signals  $V_S$  and  $V_C$  (which are the inputs to the digital peak detectors) are continuously time varying signals from small to high voltage swing. Therefore, a new approach is presented to compute the synchro shaft angle using the concept of Pulse Width Modulation (PWM).

The basic idea of the scheme is the linear evaluation of peak amplitudes of synchro signals using Time Duration Windows (TDW) and division of TDWs followed by the inverse tangent operation to get rotor shaft angle. The linear evaluation of TDW, quadrant detection and shaft angle in digital form demonstrates the effectiveness of the proposed converter. Finally, an investigation is also taken up for diagnostic features of the SDC. Diagnostic features such as Loss Of Signal (LOS) detection and stator terminal reversal connection detection between synchro and SDC are implemented. The LOS detection and reversal connection detection are useful during commissioning stage of systems where the synchro is deployed as positional sensor.

#### 3. Results

The effects of the non-ideal characteristics of synchro such as amplitude imbalance, imperfect quadrature, reference signal phase shift and excitation signal distortion are studied using the Simulink model of SDC. These cause the synchro output deviation from the ideal behavior. From analysis, it is noted that as long as the imbalance and imperfect values are of equal amounts, the angular error is zero. It is also observed that the algorithm offers the robustness to reference signal phase shift and excitation signal distortion.

From experimental results, the implemented converter exhibits good linearity over  $0^{0}$ -360<sup>0</sup> range and a maximum error of  $0.16^{0}$  is observed between actual and measured angles. The present converter experimented with a 50 Hz synchro. This converter finds an application in position measurement, where motor driven mechanisms rotate at low speeds. The tracking rate of the converter can be improved by using high frequency synchros. The EDA tools used in the process of development are Max+plus II (to fuse digital logics into CPLD) and Custom Computer Services (CCS) C compiler (for PIC microcontroller).

#### 4. Contributions

The thesis makes the following research contributions:

• The present work highlights the functional simulation of synchro and SDC. It is useful in the quantification of non-ideal characteristics of synchro.

- A novel approach based on PWM is presented to compute angular position and speed of synchro shaft. It replaces the usage of ADCs unlike previous approaches.
- The present method utilizes simple components and the computation of speed of rotor shaft doesnøt require any separate circuit since the sine quadrant bit of quadrant detector itself provides speed information. Hence, it is cost-effective.
- The present converter is incorporated with LOS and stator terminal reversal connection detectors.

# List of figures

Figure No.	Caption	Page No.
1.1	The arrangement of rotatable plugs and transfer arm. The rotatable plugs (SRP-LRP) are eccentric while the Control Plug (CP) and Transfer Arm (TA) supported on Small Rotatable Plug (SRP)	4
1.2	Schematic arrangement of synchro for position monitoring and control of rotatable plug. The pinion arrangement provided separately for motor and synchro to avoid backlash	5
2.1	Synchro positional sensor	9
2.2	Schematic of transformer	10
2.3	Principle of operation of synchro	11
2.4	Constructional view of synchro, consisting of rotor, stator and the important components are marked in the figure	13
2.5	Electrical equivalent circuits of synchro	15
2.6	Calculation of rotor impedances $(Z_{RO}, Z_{RS})$ and stator impedances $(Z_{SO}, Z_{SS})$ of synchro	18
2.7	A tracking based synchro-to-digital converter. The estimated shaft angle, tracks actual mechanical shaft angle, $\theta$ until $\sin(\theta - \tau) = 0$	21
2.8	An inverse tangent based synchro-to-digital converter. The demodulated signals of synchro are applied with inverse tangent trigonometric operation to measure shaft angle of synchro.	23
3.1	Equivalent circuit of synchro with rotor coil resistance $R_r$ and inductance $L_r$ ; stator coil resistances $R_{s1}$ , $R_{s2}$ , $R_{s3}$ and inductances $L_{s1}$ , $L_{s2}$ , $L_{s3}$	36
3.2	Block diagram of Synchro-to-Digital Converter (enclosed with dotted lines). The synchro is mounted on shaft of the motor and generated outputs are connected to Synchro-to-Digital Converter	38
3.3	Internal operation of the demodulators. The signals $V_S$ and $V_C$ are $180^0$ out of phase under the assumption of the rotor shaft is at rest and is in II quadrant	41
3.4	Flowchart of the absolute angle estimator block. The absolute angle is determined based on sine quadrant bit $(Q_S)$ and cosine quadrant bit $(Q_C)$	43

3.5	Transitions of sine quadrant bit $Q_s$ for multiple rotations of rotor shaft	44
3.6	MATLAB/Simulink model of Synchro-to-Digital Converter system. (a) synchro (b) scott-T circuit (c) quadrant detector (d) absolute angle estimator	45
3.7	Synchro input: $V_{Ref}$ and output signals: $V_{S1}$ , $V_{S2}$ and $V_{S3}$	46
3.8	Scott-T circuit output signals: $V_S$ and $V_C$	47
3.9	Demodulation of scott-T signals using triggering signals	48
3.10	Dual stage monoshot generation of sampling signal. The first monoshot is sensitive to rising edge of $V_{Ref}$ and the second monoshot is sensitive to falling edge of first monoshot output. Thereby, the sampling signal is occurring at every 5 ms of $V_{Ref}$ Quadrant detector inputs are $V_{S}$ , $V_{C}$ , sampling signal and	49
3.11	outputs are Qs, Qc. The sine quadrant bit, Qs is $\exists \phi$ in quadrant I and II; $\exists \phi$ in quadrant III and IV. The cosine quadrant bit, Qc is $\exists \phi$ in quadrant I and IV; $\exists \phi$ in quadrant I and IV;	50
3.12	Rotor positional angle and speed output waveforms	51
3.13	Computation flow diagram to estimate the shaft angle between $0^0 - 90^0$ . The line voltages V <sub>S3-S1</sub> , V <sub>S2-S3</sub> and V <sub>S1-S2</sub> are considered to the study of non-ideal characteristics of synchro.	52
3.14	Plot of actual mechanical angle of synchro verses angular error of the converter for amplitude imbalance of 0.3%, 0.5% and 1.5%	55
3.15	Plot of actual mechanical angle of synchro verses angular error of the converter for imperfect quadrature of $0.09^{\circ}$ , $0.18^{\circ}$ and $0.36^{\circ}$	58
4.1	Block diagram of Synchro-to-Digital Converter using digital peak detection method. The stator terminals of synchro: S1, S2, S3 and excitation terminals: REF1, REF2 are inputs to the converter	64
4.2	Circuit diagram for digital peak detector composed of comparator, counter and Digital-to-Analog Converter (DAC). The separate 10-bit digital data represents peak amplitude information of $V_S$ or $V_C$	65
4.3	Generation of latching and reset signals using three stage monoshot. The second and third monoshot gives latching signal and reset signal respectively	66
4.4	Scott-T circuit output signals, $V_s$ and $V_c$ along with excitation	67
4.5	Design of quadrant detector using comparator, monoshots and flip flops. The quadrant detector outputs: $Q_s$ and $Q_c$ gives quadrant information of shaft	68

4.6	Pin configuration of the microcontroller AT89C51	69
4.7	Scott óT output signals: $V_S$ (green) and $V_C$ (blue) along with reference signal: $V_{Ref}$ (yellow)	70
4.8	Latching signal at the falling edge of output of first monoshot and reset signal at the falling edge of latching signal	71
4.9	Digital peak detector outputs as synchro shaft is rotating	71
4.10	Dual stage monoshot generation of clock signal	72
4.11	Quadrant detector outputs in four quadrants	72
4.12	A 10-bit binary angular measurement word	73
4.13	Plot of measured angle ( $_{\rm M}$ ) from the SDC versus actual mechanical angle ( $_{\rm A}$ ) in the range $0^0$ to $360^0$	73
4.14	Microcontroller output for the shaft angle 113.9 <sup>0</sup>	74
5.1	Functional block diagram of SDC. The synchro is excited by $V_{Ref}$ and gives three stator signals are generated. The stator voltages: $V_{S1}$ , $V_{S2}$ and $V_{S3}$ are converted into two signals: $V_S$ and $V_C$ using scott-T circuit. These are signals are processed to compute shaft angle	77
5.2	Comparator schematic circuit. The output of comparator stays high as long as modulating signal is greater than the carrier signal	78
5.3	Demonstration of time duration window for shaft angle position of synchro. Time duration window is the time gap between rising edge of zero crossing of triangular signal and falling edge of pulse width modulated signal, measured at the peak amplitude of $V_S$ or $V_C$	80
5.4	Angle estimator logic diagram. This circuit calculates the number of systems clocks falling in the time duration windows of $V_S$ and $V_C$	81
5.5	Quadrant detector logic diagram. It takes REFP, SINP, COSP and system clock as inputs and gives outputs $Q_S$ and $Q_C$ . These outputs determines quadrant in which shaft angle falls	82
5.6	Schematic circuit of analog portion of Synchro-to-Digital Converter	84
5.7	The pin assignments, external circuits of CPLD- EPM3128ATC100 and microcontroller-PIC18F25K22. The CPLD gives binary data (Bit <sub>1</sub> í Bit <sub>8</sub> ) and quadrant bits ( $Q_s$ and $Q_c$ ) and sent to microcontroller to compute shaft angle position	85
5.8	CPLD implementation of angle estimator (digital_sine & digital_cosine) and quadrant detector	90
5.9	Resource usage of CPLD-EPM3128ATC100	91

5.10	Flowchart of the software program	92
5.11	A photograph of the SDC board	92
5.12	Experimental setup of the implemented SDC system. The synchro stator outputs are connected to SDC and the shaft angle is displayed on computer monitor	93
5.13	Input signal: $V_{Ref}$ (yellow) and output signals: $V_{S3-S1}$ (green), $V_{S2-S3}$ (blue), $V_{S1-S2}$ (pink) of synchro. The output signals are amplitude modulated by rotor angle	94
5.14	Electronic scott-T output signals: $V_S$ (green) and $V_C$ (blue). The amplitude variations of $V_S$ and $V_C$ are in quadrature	95
5.15	Generation of pulse width modulated signals using comparator	96
5.16	CPLD generation of Time Duration Windows (TDW)	97
5.17	Quadrant detector output polarity levels when rotor shaft stationary at $131.41^{\circ}$	98
5.18	Display of hyper terminal, showing the synchro angle	99
5.19	Plot of mechanical angle of synchro versus angle obtained from the implemented converter. The dashed line is a linear fit to the measured angles (ê). Also shown is the error () between actual mechanical angle and measured angle	100
6.1	The connections between synchro and Synchro-to-Digital Converter (SDC). The terminals: R1, R2, S1, S2 and S3 of synchro are connected to RH, RL, S1, S2 and S3 terminals of SDC	104
6.2	The block diagram of Loss Of Signal (LOS) detector. It takes synchro stator voltages: $V_{S1}$ , $V_{S2}$ and $V_{S3}$ and gives cable disconnection information through LED indications	105
6.3	Monoshot timing diagram with input and output signals. The	106
6.4	signal is available for the first 60 ms and absent afterwards Schematic circuit of loss of signal detector. The voltage scaling stage makes the synchro signals to operate at analog electronic saturation levels. The zero crossing detector stage gives zero crossing signals of phase voltages: $V_{S1}$ , $V_{S2}$ , $V_{S3}$ and acts as voltage translator. The monoshot stage gives high or low voltage levels to LEDs to indicate stator signals disconnection between synchro and SDC	107
6.5	Output signals of zero crossing detector stage	108
6.6	Block diagram of the stator terminal reversal connection detector	109
6.7	Schematic circuit of the stator terminal reversal connection detector. The phase-to-line converter gives equivalent line voltages of synchro. The zero crossing detector stage gives zero	115

	crossing signals of line voltages: $V_{S3-S1}$ , $V_{S2-S3}$ , $V_{S1-S2}$ and acts	
	as voltage translator. The flip flops give high or low voltage	
	levels to LEDs to indicate stator terminals reversal connection	
	between synchro and SDC	
6.8	Zero crossing signals and flip flops output when the synchro	116
	and SDC terminals are connected correctly	110
6.9	Zero crossing signals and flip flops output when S1 and S2	117
	terminals of synchro and SDC are reversed	
6.10	Zero crossing signals and flip flops output when S1 and S3	118
	terminals of synchro and SDC are reversed	
6.11	Zero crossing signals and flip flops output when S2 and S3	118
	terminals of synchro and SDC are reversed	
6.12	Zero crossing signals and flip flops output when S1, S2 and S3	119
	terminals of synchro and SDC are reversed	-

## List of tables

Table No.	Caption	Page No.
3.1	Analysis of the quadrant detector	42
3.2	Quantitative analysis of amplitude imbalance	54
3.3	Quantitative analysis of imperfect quadrature	57
4.1	Parameters of three stage monoshot	66
4.2	Summary of quadrant determination	67
5.1	Specifications of synchro used for experimentation	93
5.2	The specifications of prototype SDC	100
5.3	Comparison of competitive methods	101
6.1	Summary of LOS detector indications	109
6.2	List of connections between the synchro and the SDC	110
6.3	Summary of LED indications of stator terminal reversal connection detector	120

# List of acronyms

ADC	Analog-to-Digital Converter
API	Angle Position Indicator
ATO	Angle Tracking Observer
BAM	Binary Angular Measurement
BOM	Bill Of Materials
CAN	Controller Area Network
CPLD	Complex Programmable Logic Device
CSR	Control and Safety Rod
DAC	Digital-to-Analog Converter
DSP	Digital Signal Processor
DSR	Diverse Safety Rod
EMF	Electro Motive Force
EPROM	Erasable Programmable Read Only Memory
HCR	Handling Control Room
I <sup>2</sup> C	Inter Integrated Circuit
JTAG	Joint Test Action Group
LED	Light Emitting Diode
LOS	Loss Of Signal
LRP	Large Rotatable Plug
LSB	Least Significant Bit
LUT	Look Up Table
MDAC	Multiplying Digital-to-Analog Converter
NPP	Nuclear Power Plant
PFBR	Prototype Fast Breeder Reactor
PI	Proportional Integral
PLL	Phase Locked Loop
PWM	Pulse Width Modulation
RAM	Random Access Memory
RDC	Resolver-to-Digital Converter
ROM	Read Only Memory
h	

RPM	Revolutions Per Minute
RTC	Real Time Computer
S&H	Sample & Hold
SDC	Synchro-to-Digital Converter
SPI	Serial Peripheral Interface
SRAM	Static Random Access Memory
SRP	Small Rotatable Plug
SS	Sampling Signal
ТА	Transfer Arm
ТСК	Test Clock
TDI	Test Data In
TDO	Test Data Out
TDW	Time Duration Window
TMS	Test Mode Select
VCO	Voltage Control Oscillator

## **CHAPTER 1**

## **INTRODUCTION**

### **CONTENTS:**

- 1.1 Foreword
- 1.2 Fuel handling mechanisms of nuclear reactor
- 1.3 Motivation
- 1.4 Organization of thesis

References

### **1.1 Foreword**

Motor shaft angle and speed are the most important parameters in motion control systems. These parameters are important to sense and control the systems associated with satellite antennas, radar antennas, aircraft, instrumentation and control systems of nuclear reactor etc. Thus, shaft angle positional sensors are the key elements in modern control systems. The position information and speed can be extracted from the synchro/resolver-to-digital converters through positional sensors.

Various shaft angle position sensors are available in market. The standard control systems mainly use optical and magnetic encoders for position and speed measurements [1]. Optical encoders provide digital outputs corresponding to the position of its shaft. This digital output is compatible with various digital circuits. But the associated electronics such as light sources, light detectors etc inside the optical encoders are sensitive to temperatures, vulnerable to radiation and aging.

Traditionally, synchros have been used in harsh environments involving noise, high temperature and vibration. The optical encoders are expensive compared to the magnetic based sensors such as synchros and resolvers. In case of synchros, the electrical outputs are transmitted over distance upto 10 meters over three wires [2]. The conversion of mechanical angular information to the electrical signals will be ratio-metric in principle; hence a high degree of noise immunity is achieved. In addition, synchro has inherent properties like mechanical ruggedness, robustness to vibration and immune to temperature variations. It is mounted on the shaft of a motor and converts the angular position of the rotating shaft to electrical signals.

Synchros have been used in military for fire control systems to transmit the angular information from guns to control computer and to transmit the desired gun position back to the gun location. The synchros are mainly used in aircraft applications due to their small size

and reliable operation for a long time [3]. The mechatronic flight servosystem integrates electromechanical motion devices (stepper motor and synchro/resolver), the power amlifier (PWM driver), transducer and controllers. The synchros are used to know antenna elevation angles in satellite applications. Industrial applications such as automated steel carriage system uses synchro for position detection of molten steel container during transporting it from one location to other location. A brief background about fuel handling mechanisms of nuclear reactor is also given to illustrate the scope for the use of synchro in reactor applications.

### 1.2 Fuel handling mechanisms of nuclear reactor

The synchro is used as positioning sensor in many nuclear reactors such as Vogtle Electic Generating Plant, US and Rapsode reactor, France etc. The instrumentation and control systems of nuclear reactor, which employ synchro as positional sensor, are discussed in this thesis. These systems are useful to monitor various parameters in order to guide the operator, control certain parameters within the limits and initiate automatic safety actions. Two systems, Small Rotatable Plug (SRP) and Large Rotatable Plug (LRP) control systems and Transfer Arm (TA) of nuclear reactor are taken up as case studies in the present thesis. The in-vessel component handling is done with the help of two rotatable plugs and a transfer arm. A brief description of each system is given below.

#### 1.2.1 Small Rotatable Plug and Large Rotatable Plug (SRP and LRP) system

The arrangement of two rotatable plugs and TA (shown in figure 1.1) is designed such that the rotation of SRP along with that of TA will enable in positioning the TA gripper at any radius whereas, the rotation of LRP will enable in positioning of the gripper at any desired angular location [4]. The accurate alignment of TA over any subassembly is required during fuel handling. This can be achieved only by accurate angular positioning of the plugs and hence, the drives should ensure good positioning accuracy of the plugs. By rotating TA top structure and rotatable plugs, the TA gripper is aligned over the required grid location for the

#### Chapter 1

fuel handling operations. The Real Time Computer (RTC) system shall receive input commands from HCR, which continuously monitors the control signals from the rotatable plugs and from the external RTC systems and gives the appropriate output to the drive motor.



**Figure 1.1**: The arrangement of rotatable plugs and transfer arm. The rotatable plugs (SRP-LRP) are eccentric while the Control Plug (CP) and Transfer Arm (TA) supported on Small Rotatable Plug (SRP).

An indicating mechanism is required to provide the angular position of the plugs and help the operator to drive them to their correct positions. To achieve this, two drive mechanisms, one each for SRP and LRP are provided. The SRP drive along with the speed reducing gear unit is located on LRP and LRP drive along with gear unit is located on roof slab. It is proposed to have a system with position indicating sensors, which will be used to monitor, control and indicate accurately the angular position of the plugs. Remote positioning of plugs is possible using synchros and optical encoders. Each rotatable plug is provided with two speeds of rotation (fast speed and slow speed) to reduce fuel handling time and for better positioning.

Figure 1.2 shows the arrangement of a large diameter gear fixed to the plug, which meshes with a pinion. The pinion is connected to the motor through a gear box. The optical encoders and synchros are coupled to motor-gear drive unit to monitor the continuous positioning of the rotating plugs. The optical encoder is used as the primary sensor while synchro is used as the redundant continuous position sensor [5]. The SDC has capability for converting the synchro output to digital form.



**Figure 1.2**: Schematic arrangement of synchro for position monitoring and control of rotatable plug. The pinion arrangement provided separately for motor and synchro to avoid backlash.

#### 1.2.2 Transfer arm system

TA consists of a hollow cylindrical body and a top structure. The top structure supports hoist mechanism for gripper and the guide tube [6].

TA is provided with the diverse continuous position monitoring systems for indicating the position of gripper hoist, guide tube and top structure rotation. Synchros are provided as the primary sensor for all the three drives and wire type potentiometers are provided as secondary sensor for gripper hoist, guide tube [7]. Optical encoder is provided as the secondary sensor for top structure rotation angle measurement. In each control action, the primary sensor

outputs are converted into digital form to represent angular position of shaft and the same is validated with the outputs of secondary sensorøs output.

### **1.3 Motivation**

The rotary angular position and speed information of rotor shaft of a motor are important in many position and speed control systems. These two parameters can be extracted from SDC through synchro, a positional sensor. SDC is increasingly being used for precise measurement of rotary position such as that of control rod, guide tube, gripper assembly of a nuclear reactor. A detailed literature survey reveals that the cost of SDC/RDC is higher than that of positional sensors. Various converter schemes have been reported to improve the simplicity and the accuracy of the measured shaft angle. In addition, converters reported in literature do possess digital readout feature for rotor shaft position and speed in a single solution. In this research work, an attempt has been made to study the existing methods and develop a new method to compute both position and speed of the shaft in digital form. This methodology offers an advantage that it does not require any extra hardware to compute the speed of the shaft. Further, an investigation is also taken up for incorporating the diagnostic features of SDC to detect cable disconnection and reverse connection between synchro and SDC. A mathematical study is carried out to estimate angular error caused by non-ideal behavior of synchro.

### **1.4 Organization of thesis**

The thesis is organized as follows

**Chapter 1** Presents brief scope of synchro & SDC in nuclear reactor systems, and motivation of the present thesis.

Chapter 2 Introduces synchro, SDC and review on implementation of schemes for SDC.

Chapter 3 Presents mathematical study of synchro and modeling of SDC using MATLAB/ Simulink.

6

Chapter 4 Describes the digital peak detection based design of SDC.

Chapter 5 Gives hardware implementation of SDC.

**Chapter 6** Describes the diagnostic features: loss of signal detection and stator terminal reversal connection detection between the synchro and SDC.

Chapter 7 Summarizes the thesis and highlights future directions.

### References

- Ralph M. Kennel, õEncoders for simultaneous sensing of position and speed in electrical drives with digital control,ö IEEE Transactions on Industry Applications, vol. 43, no.
   pp.1572- 1577, 2007.
- [2] H. Loge, L. Angerpointner, õThe best way how to use resolvers,ö International Electric Drives Production Conference, Nuremberg, Germany, pp. 208-213, September 2011.
- [3] Application note for Aircraft/Aerospace, www.spaceagecontrol.com
- [4] IGCAR Internal Report, õControl note on rotatable plugs,ö PFBR/63130/CN/1005/Rev 0, Kalpakkam, India, 2007.
- [5] IGCAR Internal Report, õSystem Requirements Specification for Rotatable Plugs Control System,ö PFBR/63130/SP/1007/Rev B, Kalpakkam, India, 2010.
- [6] IGCAR Internal Report,ö Control & Operation note on transfer arm,ö PFBR/63522/CN/1006/Rev 1, Kalpakkam, India, 2007.
- [7] IGCAR Internal Report, õSystem Requirements Specification for Transfer Arm Control System,ö PFBR/63522/SP/1005/Rev C, Kalpakkam, India, 2009.

### CHAPTER 2

### **SYNCHRO & SYNCHRO-TO-DIGITAL CONVERTER**

### **CONTENTS:**

- 2.1 Synchro
- 2.2 Synchro parameters
- 2.3 Handling of synchros
- 2.4 Synchro-to-Digital Converter (SDC)
- 2.5 Literature review of synchro/resolver-to-digital conversion methods

References

This chapter introduces synchro, Synchro-to-Digital Converter and presents literature review on synchro/resolver-to-digital converters.

### 2.1 Synchro

Synchro is a sensor, which converts the angular position of a rotary shaft to electrical signals [1]. It has one primary winding and three secondary windings with each secondary winding mechanically oriented  $120^{0}$  apart. Synchro is excited by an AC voltage at rotor and it generates three phase voltages at the stator based on the principle of electromagnetic induction. The internal structure and schematic symbol of synchro is shown in figure 2.1.







Figure 2.1: Synchro positional sensor (Courtesy: Memory Devices Ltd, United Kingdom)

The winding of rotor is supplied with a sinusoidal carrier signal,  $V_{Ref}$ 

$$V_{\text{Ref}}(t) = V_{\text{R1-R2}}(t) = V \operatorname{sin\omega t}$$
 (2.1)

where V is the peak amplitude and  $\omega$  is the frequency of the excitation signal to the rotor. Then the magnetically induced signals on three stator windings of the synchro are given as

$$V_{S3 - S1}(t, \theta) = V \operatorname{sinot} \sin(\theta)$$

$$V_{S2 - S3}(t, \theta) = V \operatorname{sinot} \sin(\theta + 120^{\circ})$$

$$V_{S1 - S2}(t, \theta) = V \operatorname{sinot} \sin(\theta + 240^{\circ})$$

$$(2.4)$$

Where,  $\theta$  is the angular position of the shaft of the synchro.

### 2.1.2 Principle of synchro

#### **Ideal transformer**

The schematic structure of ideal transformer is shown in figure 2.2. Transformer is an electrical device which transforms electrical energy from one circuit to another through mutual induction between two windings. It works on the principle of Faradayøs law of electromagnetic induction. According to Faradayøs law õthe rate of change of flux linkage with respect to time is directly proportional to the induced Electro Motive Force (EMF) in a conductorö.



Figure 2.2: Schematic of transformer

The induced secondary voltage of transformer is given by  $E_S = - E_P$ . Here,  $N_P$  and  $N_S$  are the number of primary and secondary turns of the transformer; and  $E_P$  is the primary voltage of the transformer.

#### Synchro

Synchro consists of rotor and stator. The rotor consists of one single winding, while the stator consists of three windings mechanically placed at  $120^{0}$  apart. The principle of operation of a synchro is based on a variable transformer i.e. the voltage induced in each stator winding varies as per the rotation of the rotor. The rotor winding receives the excitation voltage from external voltage source and the stator windings receive their voltage from rotor by electromagnetic coupling. The excitation signal is modulated by the angular rotation of synchro shaft and produces three modulated signals. The schematic structure and input-output signals of synchro are shown in figure 2.3.



(a) Schematic structure of synchro



(b) Synchro excitation is  $V_{Ref}$  and output signals are  $V_{S3-S1}$ ,  $V_{S2-S3}$ ,  $V_{S16S2}$ 

Figure 2.3: Principle of operation of synchro

### 2.1.3 Construction of synchro

The constructional view of rotor and stator of synchro is shown in figure 2.4. The rotor has a single coil wound on a core. The excitation voltage is applied to the two slip rings through brushes. The two slip rings are mounted on one end of the shaft and insulated from the shaft. An insulated terminal board, houses the brushes, which ride on slip rings.

The stator is a cylindrical structure, made of laminated silicon steel and slotted on the inner periphery to accommodate a three phase winding. The stator winding is concentric type with the axis of the three coils  $120^{\circ}$  apart.




(b) Stator

Figure 2.4: Constructional view of synchro, consisting of rotor, stator and the important components are marked in the figure.

# 2.1.4 Types of synchro

Synchros are basically divided into two categories based on the loads to be driven by them.

# 2.1.4.1 Torque synchros

These synchros are concerned with the torque required to move light loads such as dials, pointers or similar indicators. There are four types of torque synchros and the electrical equivalent circuits are shown in figure 2.5.

- Torque transmitter (TX)
- ➢ Torque receiver (TR)
- Torque differential transmitter (TDX)

# Torque differential receiver (TDR)

The electrical representation of torque transmitter (TX) is shown in figure 2.5 (a). It has one rotor winding and three stator windings. When an ac excitation voltage is applied to the rotor of a torque transmitter, the resultant current produces an ac magnetic field. The magnetic flux lines induce voltage into the stator windings. The effective voltage induced into a stator winding depends on the angular position of that coil axis with respect to the rotor axis.

The electrical representation of torque receiver (TR) is shown in figure 2.5 (b). It has one rotor winding and three stator windings. It is applied with an electrical voltage to its stator winding and a mechanical output generated from the rotor. The torque receiver converts the electrical data supplied to its stator from torque transmitter, to a mechanical angular position. Hence the rotor of torque receiver moves accordingly. A typical synchro system consists of a torque transmitter connected to a torque receiver (TX-TR).

The electrical representation of torque differential transmitter (TDX) is shown in figure 2.5 (c). It has three rotor windings and three stator windings. It takes one electrical input and one mechanical input and produces one electrical output.

The electrical representation of torque differential receiver (TDR) is shown in figure 2.5 (d). It has three rotor windings and three stator windings. It takes two electrical inputs and produces one mechanical output. The differential synchro system consists either of a torque transmitter, a torque differential transmitter and a torque receiver (TX-TDX-TR); or two torque transmitters and a torque differential receiver (TX-TDR).





(d) Torque differential receiver

Figure 2.5: Electrical equivalent circuits of synchro

# 2.1.4.2 Control synchros

These are used in systems that are designed to move heavy loads such as gun directors, radar antennas and missile launchers. There are three types of control synchros.

- $\geq$ Control transmitter (CX)
- Control transformer (CT)  $\geq$
- Control differential transmitter (CDX)  $\triangleright$

The control transmitter (CX) has one rotor winding and three stator windings. The control differential transmitter (CDX) has three rotor windings and three stator windings. The CX and CDX are similar to the TX and TDX except for their higher impedance. The higher impedance windings give a necessary voltage to the control system which drives a large load. The control transformer (CT) has one rotor winding and three stator windings. The CT provides a difference signal between the electrical signal applied to its stator and the mechanical signal applied to its rotor. The output of CT governs a power amplifying device for moving heavy load.

The rotor of CT is not connected to an ac supply, thus induces no voltage in stator windings. So the stator currents purely dependent on voltages applied to the high-impedance stator windings. There is no appreciable current flowing through rotor because its output voltage is always applied to a high-impedance load. Hence, the CT rotor does not try to follow the magnetic field of its stator and must be turned by external force. Since the electrical signals are applied to the stator, there is voltage induced into the rotor windings and the output is taken from the rotor leads. The amplitude and phase of the output voltage depend on the angular position of the rotor with respect to the magnetic field of the stator.

## 2.2 Synchro parameters

The important parameters of the synchro are reference voltage, reference frequency, accuracy, transformation ratio, impedances, input current, input power and part number.

#### **2.2.1 Reference voltage and reference frequency**

The synchros, which are available in the market operate at frequencies of 50 Hz and 400 Hz. The 50 Hz units operate with 115  $V_{rms}$ , while the 400 Hz units operate with either with 26  $V_{rms}$  or 115  $V_{rms}$  references.

#### 2.2.2 Accuracy

The accuracy of synchro is the ability to give output voltages to define the rotor angle. It is measured in arc minutes or arc seconds. The synchro error is defined as the difference

between the true mechanical position angle of synchro shaft and the angle indicated by the stator voltages as its outputs.

# 2.2.3 Transformation ratio

The transformation ratio is defined as the ratio of output voltage to input voltage when the output is at maximum coupling. Usually the range of transformation ratio is in between 0.1 to 1.0.

## 2.2.4 Impedances

Impedances are usually specified in rectangular form as R+jX, where R is the sum of the AC and DC resistances and X is the reactance. It is expressed in ohms. The impedances applicable to synchro are

Z<sub>RO</sub>: Rotor impedance with stator open circuit

Z<sub>RS</sub>: Rotor impedance with stator short circuit

Z<sub>SO</sub>: Stator impedance with rotor open circuit

Zss: Stator impedance with rotor short circuit

It is assumed that the above impedances are at zero position of the rotor. The impedances  $Z_{RO}$ ,  $Z_{RS}$  are measured between the rotor terminals when the stator terminals are open and short circuited respectively. The impedances  $Z_{SO}$ ,  $Z_{SS}$  are measured between the stator terminals when rotor terminals are open and short circuited respectively. In case of  $Z_{SO}$  and  $Z_{SS}$ , the impedance is measured between one terminal and the other two shorted together. The calculations of the impedances of synchro are shown in figure 2.6.

#### 2.2.5 Input current

Input current is the current flowing through the rotor winding at rated voltage and frequency and it is expressed in Amp. For synchros, input current is typically less than 100 milliamps.

## 2.2.6 Input power

Input power is calculated from input current and input impedance and it is expressed in Watts. For synchros input power is typically less than 1 Watt.





(a) Equivalent circuit to measure  $Z_{RO}$ 

(b) Equivalent circuit to measure  $Z_{RS}$ 



(c) Equivalent circuit to measure Z<sub>SO</sub>

(d) Equivalent circuit to measure  $Z_{SS}$ 



#### 2.2.7 Part number

The synchro manufacturers have standardized the following designation:

(Size) (Type) (Reference frequency) (Modification state)

If the synchro accepts 26  $V_{rms}$  reference signal, then 26V precedes the part number otherwise it can be operated at 115  $V_{rms}$  reference signal. There are five modification states known as a, b, c, d or e. For example 23CX5b refers to a synchro with 2.3 inches diameter 115 volt, 50 Hz Control transmitter to mod state b.

# 2.3 Handling of synchros

The performance of any converter is mainly dependent on the input signals fed to it from the position sensor. But the actual signals generated by the sensor may not be available at the input of converter due to many external factors. This results in angular error at the output of converters. There are many external sources which introduce interference to the sensor outputs. The following section briefs possible interferences to sensor outputs and precautions to be taken for handling of synchros.

The magnetic interference caused by nearby motor stray magnetic field and prefers to take the path through the shaft to the synchro. Hence providing a good housing structure to the resolver will be better option to avoid this interference. The electrical interference is mainly caused by cabling when the power lines and signal lines run close to the synchro. So it is suggested to maintain sufficient physical spacing between the same. It is also possible to avoid electrical interference by the usage of twisted pair cables for input and output signals of synchro. The pairs of cables for line voltages of synchro should have matched impedances because the usage of cables with un-matched impedances will lead to angular error. It is recommended to operate differential signal processing instead of single ended signal processing in order to reduce the cross talk between phase voltages of synchro. Moreover, the quality of excitation signal of synchro and design of first stage of converter to achieve impedance matching between synchro and converter play an important role to achieve good accuracy of the system. The mechanical position deviation between rotor and stator affects the reluctance of air gap that accounts for angular accuracy. The mounting and installation of resolver onto the motor also causes angular error. The axial screws are preferably used for installation.

# 2.4 Synchro-to-Digital Converter

The SDC converts three phase stator voltages of synchro into equivalent digital angle corresponding to the angle of synchro shaft. It takes R1, R2, S1, S2 and S3 as inputs and gives a 12-bit digital angle of synchro shaft as output. The representation of shaft angle in binary is implemented using Binary Angular Measurement (BAM) notation [2]. The value of least significant bit (LSB) is responsible for the resolution of a converter and the resolution is dependent on the word length of the digital output.

The synchro outputs  $V_{S1}$ ,  $V_{S2}$  and  $V_{S3}$  are amplitude modulated signals. These signals are demodulated by the following approaches to obtain the shaft angle position.

- Tracking based approach
- Inverse tangent based approach

These methods provide a digital output corresponding to the angular position of the rotor shaft. The performance of the converters differs in their resolution, speed of rotation of the mechanism and the sensitivity towards non-ideal characteristics of the synchro.

#### 2.4.1 Tracking based approach

In this method, the rotor winding of synchro is excited by an alternating signal,  $V_{Ref}$  and the three stator windings generate the amplitude modulated signals. The block diagram of angle determination using tracking approach is shown in figure 2.7. The three signals of synchro are converted into two signals using a scott-T transformer. The output signals of scott-T are called as resolver format signals. The amplitude of these signals is function of SINE and COSINE of the rotor shaft angle  $\theta$ . The outputs of scott-T are denoted as  $V_S$  and  $V_C$ . The  $V_S$  of scott-T is applied as one of the input to cosine multiplier and the  $V_C$  of scott-T is applied as one of the input to sine multiplier. These multipliers act as Multiplying Digital-to-Analog Converters (MDAC).

The equations (2.2), (2.3) and (2.4) are converted to two signal format using scott-T transformer (Appendix A) and represented as

$$V_{\rm S} = V_{\rm Sin}\omega t \ [\sin\theta] \\ V_{\rm C} = V_{\rm Sin}\omega t \ [\cos\theta]$$
(2.5)

An estimated angle is applied to the cosine multiplier and multiplied by Vs gives

Vsin $\omega t [\sin\theta] \cos (2.6)$ 

Similarly,  $\$  is applied to the sine multiplier and multiplied by V<sub>C</sub> gives

Vsinot [cos0] sin





**Figure 2.7**: A tracking based Synchro-to-Digital Converter. The estimated shaft angle, tracks actual mechanical shaft angle,  $\theta$  until sin( $\theta$ - ) = 0.

These two signals (2.6) and (2.7) are applied to the error amplifier to obtain an AC error signal of the form

$$V_{err} = V \sin\omega t \ (\sin\theta \ \cos \ - \ \cos\theta \ \sin \ )$$
$$V_{err} = V \sin\omega t \ \sin(\theta - \ ) \tag{2.8}$$

Equation (2.8) is the product of the excitation signal and sinusoidal function of shaft angle. Here, the excitation signal needs to be suppressed to extract the shaft angle. Hence, a demodulator which utilizes the synchro excitation voltage is used. It gives a DC error signal and proportional to  $\sin(\theta$ - ). This error signal is then applied to an integrator. The integrator output drives a Voltage Control Oscillator (VCO), which in turn drives an up-down counter. The counter either increments or decrements depending on the value of error signal until  $\sin(\theta$ - ) = 0. Thus the DC error signal becomes zero.

For small values of 
$$(\theta$$
- ),  $\sin(\theta$ - ) é  $(\theta$ - ) (2.9)  
Then,  $\theta$ - = 0  
Therefore,  $\theta$  = (2.10)

Hence, the digital output of the counter, represents the rotor shaft angle  $\theta$ . The digital output automatically follows the input without any external convert command instruction. Thus, tracking based SDC provides a DC output signal directly proportional to the rotor shaft speed.

# 2.4.2 Inverse tangent based approach

In this method, the rotor winding of synchro is excited by an alternating signal and the three stator windings generate the amplitude modulated signals. The block diagram of angle determination using inverse tangent approach is shown in figure 2.8. The three signals of synchro are converted into two signal format using an electronic scott-T circuit. The amplitude of these signals is a function of SINE and COSINE of the rotor shaft angle  $\theta$ . The outputs of scott-T are denoted as V<sub>S</sub> and V<sub>C</sub>. The ratio of scott-T signals amplitude is the tangent of rotor angle. Therefore, the arctangent of ratio of V<sub>S</sub> and V<sub>C</sub> gives rotor angle.



Electronic scott-T

**Figure 2.8**: An inverse tangent based Synchro-to-Digital Converter. The demodulated signals of synchro are applied with inverse tangent trigonometric operation to measure shaft angle of synchro.

From equation (2.2), it can be noticed that the voltage between S3 to S1 directly gives  $V_S$ 

$V_S = V \sin \sin t$	(2.11)
Consider (2.3) ó (2.4)	
$V_C \not = V \sin t [\sin(+120^0) - \sin(+240^0)]$	
= V sin t [-0.5 sin +0.866 cos +0.5 sin +0.866 cos	; ]
= V sin t [1.732 cos ]	
Dividing by 1.732,	
$V_{\rm C} = V \sin t \cos$	(2.12)

Equations (2.11) and (2.12) are called as two signal format of synchro signals. These signals are applied to an amplitude demodulator to obtain amplitude portion of  $V_S$  and  $V_C$ .

$$\begin{array}{c} U_{S} = V_{Sin} \\ U_{C} = V_{Cos} \end{array}$$

$$(2.13)$$

Applying inverse of tangent operation to equation (2.13) and the result denoted by

 $= \arctan (U_{\rm S} / U_{\rm C})$  $= \arctan (V \sin / V \cos ) \qquad (2.14)$ 

The arctangent operation results in an angle between  $0^0$  to  $90^0$ . An absolute angle estimator gives the actual shaft angle, using the quadrant information. The quadrant detector gives the quadrant information in which rotor shaft angle falls using two digital bits. Based on the digital bits the actual angle is calculated in the following way

$$= \begin{cases} for I quadrant \\ 180^{0}- for II quadrant \\ 180^{0}+ for III quadrant \\ 360^{0}- for IV quadrant \end{cases}$$

# 2.5 Literature review of synchro/resolver-to-digital conversion methods

This section comprehensively presents the literature review on synchro/resolver-to-digital converters. The rotor displacement of the synchro using six unique states was introduced [3]. Using these states, the octant in which the corresponding angle can be known rather than estimating the absolute angle.

The AC encoded synchro signals are converted to DC values using the synchronous demodulators [4]. These DC values are coupled to an ADC through an analog multiplexer. The ADC converts the DC values to a digital value. A processor is programmed to extract the shaft angle from the three digital equivalents of synchro signals.

Resolver is another sensor used for positional measurements, having one rotating excitation winding and two stator windings oriented at  $90^{0}$  to each other. The output voltage of a resolver when it is excited by an ac supply is called as reference voltage,  $V_{Ref}$ . As resolver shaft rotates, different voltages are induced into two stator windings. The voltage induced in one stator winding is proportional to the SINE of the shaft angle; while the voltage induced into the other stator windings is proportional to the COSINE of the shaft angle [5].

John Pezzlo and Chong Loh Tsiang [6] mentioned the disadvantages of contacting transducers to measure the angular position of rotating equipment, which can be overcome by

using non-contacting devices like resolver. According to this method, comparison of the voltage induced in the rotor with the one of the stator voltage gives pulse width signal which is proportional to resolver shaft angle.

George W. Miller and Larry A. Meyer [7] presented a Resolver-to-Digital Converter (RDC) which is controlled by digital excitation signals. In this technique, an oscillator and a phase shifter supply multi-phase AC voltages to the stator windings and induce an AC voltage in the rotor winding. The phase of AC voltage in rotor winding varies with the angular position of the rotor. Therefore, the angular position of the rotor can be computed by measuring phase difference between voltage induced in rotor winding and the reference voltage. This time gap can be expressed as a digital representation of rotor shaft angle. But aging of the components may cause a change in phase difference resulting in inaccuracies in the measured angle.

Edward L. Denham and Michael J. Tuso [8] proposed a method to monitor the position of a controlled machine using the feedback information provided by the resolver. Here, the true position of monitored system represents the amount of phase shift between the resolver output signal and the reference signal after passing through the entire circuit path. This technique compensates the systematic phase shift errors produced by signal conditioning circuitry.

The control of programmable limit switch system by a microcomputer using the digital resolver shaft angle is introduced by Peter G. Serev and Roger M. Bogin [9]. The digital shaft angle of resolver is represented by an 11-bit binary word. The first three most significant bits are obtained using polarity and amplitude comparisons of sine and cosine voltages of the resolver. The resolver outputs are converted to the absolute values and processed using a look-up table to obtain least significant 8-bits. The microcomputer appends 3 bits from logic converter to the 8 bits from table to get an 11-bit binary word of resolver shaft.

Peter G. Serev proposed a microcontroller based RDC to extract the shaft angle of the resolver [10]. The resolver outputs are demodulated using the synchronous sample-and-hold approach, in which they are sampled at their peaks in synchronous with the reference voltage. Then the absolute peak values are processed using digital signal processing technique and trigonometric identities to represent the shaft angle in digital fashion.

Bruce N. Eyerly and Donald R. Cargille [11] discussed the effect of phase shift between input and output signals of the resolver. They introduced a digital computer multiplexer (MUX) based circuit to compensate for resolver angle error without the use of special compensation windings on the resolver.

A novel method [12, 13] to determine the resolver shaft angle by concatenating the octant and linear position tangent values was proposed. The octant provides 3-bit code as the three most significant bits and the linearized values as the least significant bits to obtain the angle.

Martin Staebler [14] presented a TMS320F240 DSP solution for obtaining the angular position and speed of a resolver. This method adopts under-sampling and an inverse tangent algorithm to decode the resolver output signals. For achieving a higher angular resolution, an oversampling technique is used.

Martin Piedl et al. [15] designed a low cost resolver system using a DSP. The advantages of resolver over Hall Effect sensors are discussed for determining rotor position and velocity control of the motor. The processor demodulates resolver signals and provides the sampled version. The sampled values are converted to digital values which are used to calculate the shaft angular position.

Aengus Murray et al. [16] described a new resolver position sensing system for automotive applications. A variable reluctance resolver is chosen as position sensor and a tracking loop based RDC is developed. The designed RDC accuracy achieved is 11 arc minute. This work

also focuses on resolver and RDC faults of the system. However, this paper has not provided the location of interconnection faults between resolver and RDC.

Low cost software based RDC was proposed by A.O.Di Tommaso and R. Miceli [17]. This RDC mainly needs DAC, two ADCs, digital filters and a proportional integral (PI) controller and are implemented in a DSP. The comparison between the proposed RDC and a commercial encoder is also presented in the paper.

An approach for Resolver-to-DC conversion [18, 20] is reported. This method is based on processing of the difference between absolute values of the demodulated stator signals. A linearization principle was established to introduce a compensation term. Hence by adding the compensation term to the absolute difference term results in linearized output for the resolver shaft angle.

The rotary orientation of a motor using the resolver is described by Robert Herb [19]. This system comprises of a microcontroller that is used for triggering and evaluating the resolver signals. A tracking procedure is executed on resolver signals for evaluating the actual rotor angle.

Reza Hoseinnezhad [21] presented a novel angle tracking observer for position and speed measurement. The finite gain stability of the proposed closed loop observer was analyzed and the simulation results of linear time invariant angle tracking observer (LTI-ATO) and Kalman filter methods shows instability of the system at high speed and acceleration. But the proposed closed loop observer possesses stability at high speed and acceleration with finite tracking errors.

The resolver-to-digital conversion method needs an accurate clock unit and associative conditioning blocks to excite the resolver [22]. The resolver output signals are then demodulated followed by analog to digital conversion. The Erasable Programmable Read Only Memory (EPROM) based arctangent function gives shaft angle. Two 8-bit Analog-to-

Digital Converters (ADC) have been used for resolver output signals and hence a resolution angle of  $1.4^{\circ}$  is achieved. For improving the accuracy of the RDC, the size of EPROM needs to be increased.

A technique for Resolver-to-DC converter is presented by Anucha Kaewpoonsuk et al. [23]. The demodulator is implemented using two full wave rectifiers; two sinusoidal amplitude detectors and control signal generator [24]. These signals are processed by the inverse-sine function and Triangular-to-Sawtooth waveform converter provides an output voltage proportional to the resolver shaft angle.

A digital signal processor (DSP) based RDC is presented [25]. In this method, the sample and hold circuits are employed to demodulate resolver output signals. The obtained envelopes are used to extract shaft rotation using a lookup table (LUT). The precision of the digital technique depends on the resolution of ADC and digital-to-analog converters (DAC) external to the DSP processor.

The resolver angle estimation [26-27] is based on comparison between excitation and resolver output signals. This method does not require LUT or processor but for converter operation, a separate signal generator is necessary to excite the resolver and to generate the signals for demodulation.

A fully integrated Field Programmable Gate Array (FPGA) board is used to control the motor by extracting the rotor position and speed [28]. Here, the resolver signals are sampled and converted to digital signals using ADC module. The resolver processing unit adopts an algorithm called Angle Tracking Observer (ATO), which extracts position and speed of the resolver shaft. This method is more suitable to low speed applications.

Lazhar Ben-Brahim and Mohieddine Benemmar [29] presented a novel implementation of Phase locked loop (PLL). In this design, the extraction circuit replaces the LUT. It provides the equivalent demodulated resolver signals (also called as feedback signals). The extraction circuit composed of two comparators, few logic circuits and two Sample & Hold circuits (S&H). Then the resolver shaft angle is computed using the demodulated signals of resolver and feedback signals.

Joan Bergas-Jane et al. [30] presented high accuracy all digital RDC. The basic blocks of conventional tracking RDC, the phase detector and the loop filter are implemented in software by frequency shifting techniques and a decoupled synchronous reference frame based phase lock loop is presented. This PLL approach gives both the angular position and speed of the resolver shaft.

A RDC based on synchronous demodulation is presented [31]. Here, two ADCs of 10-bit are used to sample and demodulate the resolver output signals. Then the angle is computed using an ATO.

The design of RDC using an inverse tangent method is described [32]. The synchronous demodulated resolver signals are applied to the S&H circuits separately. The absolute values of S&H outputs are applied with an inverse tangent operation to extract the rotor angle of the resolver. The simulation environment gives accurate measurement of shaft angle under the assumption of ideal operation of the system.

The demodulation of resolver signals for rotor position measurement is proposed using the synchronous integration method [33]. Here, the demodulation is achieved by multiplying integrated values of resolver outputs with the sign of the delayed carrier signal. The tracking observer based control loop provides the actual angle for the demodulated resolver outputs.

The DSP implementation of controller area network (CAN) bus for angle measurement system was introduced [34]. This paper mainly discuss CAN interface circuits and communication module for transmission of the angle data. For computation of the resolver shaft angle, a standard Resolver-to-Digital Converter AD2S83 is used.

Jakub Szymczak et al. [35] introduced AD2S1210 tracking RDC. The authors discussed the angular error caused by amplitude mismatch and differential phase between resolver output signals. This RDC designed based on type-II tracking loop to perform position and velocity calculations. There are special care is taken for input and output signals of resolver using low pass filters and the AD8397 high current operational amplifier respectively to achieve good performance.

In the literature, various schemes have been proposed for SDC/RDC to measure the rotor shaft position and speed. The design methods are based on tracking approach and inverse tangent approach. The researchers focused their efforts to reduce the hardware complexity and cost in addition to improving the linearity and accuracy of the converter.

# References

- [1] Geoffrey S Boyes, õSynchro and Resolver conversionö, Memory Devices Ltd, UK, 1980.
- [2] Philip A. Laplante, õReal Time Systems Design and Analysisö, Wiley-India edition, New Delhi, 2005.
- [3] J.C. Rice, T.A. Tucker, õSynchro-to-digital converter,ö U.S. Patent 4031531, June 21, 1977.
- [4] James G. Deppe, Joseph R. Biel, õAC encoded signal to digital converter,ö U.S. Patent 5034743, July 23, 1991.
- [5] Understanding resolvers and Resolver-to-Digital Conversion, Admotec Inc., Lebanon, NH, USA, 1998.
- [6] J. Pezzlo, C.L. Tsiang, õResolver to pulse width converter, öUS Patent 3803567, April 9, 1974.
- [7] G.W. Miller, L.A. Meyer, õResolver to digital converter, US Patent 3990062, November 2, 1976.
- [8] E.L. Denham, M.J. Tuso, õCompensated resolver feedback,ö US Patent 4472669,

September 18, 1984.

- [9] Peter G. Serev, Roger M. Bogin, õProgrammable limit switch system using resolver-todigital angle converter,ö US Patent 4511884, April 16, 1985.
- [10] Peter G. Serev, õMicrocontroller based resolver-to-digital converter,ö US Patent 4989001, January 29, 1991.
- [11] B. N. Eyerly, D.R. Cargille, õPhase compensation for electromagnetic resolvers,ö US Patent 5134397, July 28, 1992.
- [12] S.P. Vlahu, õDirect resolver to digital converter,ö U.S. Patent 5912638, June 15, 1999.
- [13] S.P. Vlahu, õVariable reluctance resolver to digital converter,ö U.S. Patent 5949359, September 7, 1999.
- [14] Martin Staebler, õTMS320F240 DSP Solution for Obtaining Resolver Angular Position and Speed,ö Texas Instruments Application Report, SPRA605, February 2000.
- [15] M. Piedl, M. Barani, R. Flanary, õLow cost resolver system,ö US Patent 6084376, July 4, 2000.
- [16] Aengus Murray, Bruce Hare and Akihiro Hirao, õResolver position sensing system with integrated fault detection for automotive applications,ö IEEE Proceedings of Sensors, Orlando, USA, pp. 864-869, 2002.
- [17] A.O. Di Tommaso and R.Miceli, õA new high accuracy software based resolver-todigital converter,ö The 29<sup>th</sup> annual conference of the IEEE Industrial Electronics Society, Roanoke, USA, pp. 2345-2440, 2003.
- [18] M. Benammar, L. Ben-Brahim, and Mohd.A. Alhamadi, õA novel resolver-to-360<sup>0</sup> linearized converter,ö IEEE Sensors Journal, vol. 4, no. 1, pp. 96-101, 2004.
- [19] Robert Herb, õDevice and method for determining the rotary orientation of a motor through use of a resolver signal derived from the rotary orientation,ö US Patent 6931918
   B2, August 23, 2005.

- [20] M. Benammar, L. Ben-Brahim and Mohd.A. Alhamadi, õA high precision resolver-to-DC Converter,ö IEEE Transactions on Instrumentation and Measurement, vol. 54, no. 6, pp. 2289-2296, 2005.
- [21] Reza Hoseinnezhad, õPosition Sensing in Brake-By-Wire Callipers Using Resolvers,ö IEEE Transactions on Vehicular Technology, vol. 55, no.3, pp. 924-932, 2006.
- [22] C. Attaianese and G. Tomasso, õPosition measurement in industrial drives by means of low-Cost resolver-to-digital converter,ö IEEE Transactions on Instrumentation and Measurement, vol. 56, no. 6, pp. 2155-2159, 2007.
- [23] Anucha K., W. Petchmaneelumka, A. Rerkratn, S. Tammaruckwattana, and V. Riewruja, õA Novel Resolver-to-DC Converter Based on OTA based Inverse Sine Function Circuit,ö SICE Annual Conference, Japan, pp. 609-614, August 2008,.
- [24] Anucha Kaewpoonsuk, Ratchanoo Katman, Thawatchai Kamsri, Apinai Rerkratn and Vanchai Riewruja, õA Simple Amplitude Detector-based Demodulator for Resolver Converters, IEEE International Conference on Control, Automation and Systems,ö Gyeonggi-do, Korea, pp. 370-373, October 2010.
- [25] S. Sarma, V. Agarwal, and K. Udupa, õSoftware-based resolver-to-digital conversion using DSP,ö IEEE Transaction on Industrial Electronics, vol. 55, no. 1, pp. 371-379, 2008.
- [26] L. Ben-Brahim, M. Benammar, M.Alhamadi, N.Alemadi, and M. Alhitmi, õA new low cost linear resolver converter,ö IEEE Sensors Journal, vol. 8, no. 10, pp. 1620-1627, 2008.
- [27] L. Ben-Brahim, M. Benammar, M.Alhamadi, õA Resolver Angle Estimator Based on its Excitation signal,ö IEEE Transactions on Industrial Electronics, vol. 56, no. 2, pp. 574-580, 2009.
- [28] L. Idkhajine, E. Monmasson, M.W. Naouar, A. Prata, and K. Bouallaga, õFully

integrated FPGA- based controller for synchronous motor drive,ö IEEE Transactions on Industrial Electronics, vol. 56, no. 10, pp. 4006- 4017, 2009.

- [29] Lazhar Ben-Brahim and Mohieddine Benammar, õA new PLL method for resolvers,öIEEE International Power Electronics Conference, Sapporo, pp. 299-305, June 2010.
- [30] J. Bergas-Jane, C. Ferrater-Simon, G. Gross, R. Ramirez-Pisco, S. Galceran-Arellano, and J. Rull-Duran, õHigh Accuracy All Digital Rsolver-to-Digital Conversion, IEEE Transactions on Industrial Electronics,ö vol. 59, no. 1, pp. 326-333, 2012.
- [31] D. A. Khaburi, õSoftware-based resolver-to-digital converter for DSP-Based drives using an improved angle-tracking observer,ö IEEE Transactions on Instrumentation and Measurement, vol. 61, no. 4, pp. 922-929, 2012.
- [32] S.C.M. Reddy, K.N. Raju, õInverse Tangent Based Resolver to Digital Converter ó A Software Approach,ö International Journal of Advances in Engineering & Technology, vol. 4, issue. 2, pp. 228-235, 2012.
- [33] Nay Lin Htun Aung, Chao Bi, Abdullah Al Mamun, Cheng Su Soh, and Yu YinQuan, õA Demodulation Technique for Spindle Rotor Position Detection with Resolver,ö IEEE Transactions on Magnetics, vol. 49, no. 6, pp. 2614-2619, 2013.
- [34] Yifei Wu, Zhihang Wang and Qingwei Chen, õA Novel Integrated Angle Measurement System,ö Applied Mechanics and Materials, Vols. 373- 375, pp. 838-843, 2013.

# CHAPTER 3

# MATHEMATICAL STUDY OF SYNCHRO AND MODELING OF SYNCHRO-TO-DIGITAL

# CONVERTER

# **CONTENTS:**

- 3.1 Derivation of synchro transmitterøs electrical signals
- 3.2 Methodology to model SDC
- 3.3 Simulation results
- 3.4 Study of non-ideal characteristics
- 3.5 Conclusion

References

#### Chapter 3 Mathematical study of synchro and modeling of synchro-to-digital converter

This chapter deals with the mathematical study of synchro, which is useful to emulate the functional behavior and to predict the effect of input excitation signal on the output of the synchro. As the shaft angle information is present in the peak amplitudes of synchro outputs, a method has been introduced to extract the peak amplitude levels. This approach employs a dual stage monoshot and Sample & Hold circuit (S&H) to get the peak amplitude information. A novel way of finding the speed of motor shaft using Synchro-to-Digital Converter (SDC) through synchro is proposed. In this scheme the computation of the speed of motor doesnøt require any separate circuit. The quadrant detector which is used to know the quadrant in which shaft angle falls itself gives the speed output of the motor. The complete block level model of SDC is presented using MATLAB/Simulink environment.

There are some undesirable characteristics such as amplitude imbalance, imperfect quadrature, reference signal phase shift and excitation signal distortion, which affects the ideal nature of synchro. As a result, the synchro cannot generate correct electrical signals in terms of amplitudes and phases. Hence, these characteristics give rise to inaccuracies in the functioning of the synchro/resolver-to-digital converters. In this chapter, a study is carried out on causes of non-ideal characteristics and its effects on measured angle of SDC.

# 3.1 Derivation of synchro transmitter's electrical signals

The equivalent circuit of a synchro along with the winding parameters is shown in figure 3.1. The resistance and self-inductance of the synchro rotor coil are  $R_r$ ,  $L_r$ ; the resistance and self-inductance of the synchro stator coil are  $R_s$ ,  $L_s$ .

The current flowing through the rotor winding is  $i_r$  and current flowing through stator windings are  $i_{s1}$ ,  $i_{s2}$  and  $i_{s3}$ . Considering  $R_{s1}=R_{s2}=R_{s3}=R_s$  and  $L_{s1}=L_{s2}=L_{s3}=L_s$  then the voltages induced in stator windings are given by

$$V_{\text{Ref}} = R_r i_r + L_r - i_r \tag{3.1}$$

$$V_{S1} = R_s i_{s1} + L_s - i_{s1} + L_{srm} \cos(+120^0) - i_r$$
(3.2)

$$V_{s2} = R_s i_{s2} + L_s - i_{s2} + L_{srm} \cos() - i_r$$
 (3.3)

$$V_{s3} = R_s i_{s3} + L_s - i_{s3} + L_{srm} \cos(+240^0) - i_r$$
(3.4)

where,  $L_{\text{srm}}$  ó mutual inductance between the stator and rotor of synchro;  $\,$  - angular position of the shaft



**Figure 3.1:** Equivalent circuit of synchro with rotor coil resistance  $R_r$  and inductance  $L_r$ ; stator coil resistances  $R_{s1}$ ,  $R_{s2}$ ,  $R_{s3}$  and inductances  $L_{s1}$ ,  $L_{s2}$ ,  $L_{s3}$ .

The synchro is excited by an AC signal and given as

$$V_{\text{Ref}} = V \sin t \tag{3.5}$$

where V is the peak amplitude and  $\omega$  is the angular frequency of the excitation signal. Solving equation (3.1) to get expression for the excitation current  $i_r(t)$ ,

$$L (V \sin t) = L (R_r i_r + L_r - i_r)$$

$$---= I(s) R + sL$$

#### Chapter 3 Mathematical study of synchro and modeling of synchro-to-digital converter

I (t)= - R sin $\omega$ t -  $\omega$ L cos $\omega$ t +  $\omega$ L e

Under steady state, I (t)=—— R sin $\omega$ t –  $\omega$ L cos $\omega$ t (3.6)

Because the voltage developed in secondary coils is mainly due to the mutual inductance and hence, the current in the synchro stator coils is assumed as negligible. Substituting  $I_r(t)$  into equations (3.2), (3.3) and (3.4) gives the expressions for synchro output signals

$$V_{S1} = L_{srm} \cos(+120^{\circ}) - i_r$$
  
= L cos + 120 - R sin $\omega$ t -  $\omega$ L cos $\omega$ t  
= - ( ) R  $\omega$ cos $\omega$ t +  $\omega$  L sin $\omega$ t

In the ideal case when the resistance of the excitation coil is zero, the phase of the output voltage is same as that of the excitation voltage. Hence the approximated phase voltages of synchro are given as

$$V_{S1} = V \sin t \cos(+120^{0})$$

$$V_{S2} = V \sin t \cos()$$

$$V_{S3} = V \sin t \cos(+240^{0})$$
(3.7)

# **3.2 Methodology**

The block diagram of Synchro-to-Digital Converter is shown in figure 3.2. In this method, the synchro excited with a sinusoidal signal,  $V_{Ref}$  of peak-to-peak amplitude of 20 V with a frequency of 50 Hz. The mathematical expression for the excitation signal is given as

#### Chapter 3 Mathematical study of synchro and modeling of synchro-to-digital converter

 $V_{Ref}(t) = V \sin \omega t$ . The reference signal is modulated by the angular rotation of synchro shaft and produces three modulated signals. To eliminate the quadrature components generated by the speed voltage, the angular velocity d $\theta$ /dt of the rotor should be lower than excitation frequency ( $\omega$ ) [1]. Therefore, the modulated signals are given as

 $V_{S1}(t, ) = V \sin t \cos(+120^{\circ})$ 

 $V_{S2}(t, ) = V \sin t \cos()$ 

 $V_{S3}(t, ) = V \sin t \cos(+240^{\circ})$ 

Where is the synchro transformation ratio and it is assumed as unity.



**Figure 3.2:** Block diagram of Synchro-to-Digital Converter (enclosed with dotted lines). The synchro is mounted on shaft of the motor and generated outputs are connected to Synchro-to-Digital Converter.

The above equations are called as the phase voltages of the synchro and these can be made as line voltages by considering voltage between the terminals S3 and S1; S2 and S3; S1 and S2. The trigonometric simplification to obtain the line voltages of synchro is as follows

 $V_{s_{3-s_1}} = V \sin t \cos(+240^{\circ}) - V \sin t \cos(+120^{\circ})$ 

 $= V \sin t \{ [\cos \cos 240^{\circ} \circ \sin \sin 240^{\circ}] - [\cos \cos 120^{\circ} \circ \sin \sin 120^{\circ}] \}$ 

$$= c_{3}V \sin t \sin$$
(3.8)  

$$V_{S2-S3} = V \sin t \cos - V \sin t \cos(+240^{0})$$

$$= V \sin t \{\cos - [\cos \cos 240^{0} 6 \sin \sin 240^{0}]\}$$

$$= V \sin t [1.5 \cos 6 0.866 \sin ]$$

$$= c_{3}V \sin t \sin(+120^{0})$$
(3.9)  

$$V_{S1-S2} = V \sin t \cos(+120^{0}) - V \sin t \cos$$

$$= V \sin t \{[\cos \cos 120^{0} 6 \sin \sin 120^{0}] - \cos \}$$

$$= -V \sin t [1.5 \cos +0.866 \sin ]$$

$$= c_{3}V \sin t \sin(+240^{0})$$
(3.10)

Hence, the scaling of  $1/\sqrt{3}$  is done for the equations (3.8), (3.9) and (3.10) implies to

$$V_{S3-S1}(t, ) = V \sin t \sin V_{S2-S3}(t, ) = V \sin t \sin(+120^{0})$$

$$V_{S1-S2}(t, ) = V \sin t \sin(+240^{0})$$
(3.11)

From equation (3.11), it is difficult to estimate the rotor shaft angle because the amplitude variations of the line voltages are varying sinusoidally and the quadrant in which shaft angle falls cannot be determined. In order to find the actual shaft angle there is a need of quadrature signals whose amplitude variations are in  $90^{0}$  phase shift. So the synchro three signals format is converted into two signals format using scott-T circuit. The mathematical simplification for the scott-T output signals is given in Appendix A. So the expressions for scott-T output signals are given as

$$V_{S}(t,\theta) = V[\sin(\theta)] \sin \omega t$$

$$V_{C}(t,\theta) = V[\cos(\theta)] \sin \omega t$$
(3.12)

From equation (3.12), it is inferred that angular information of synchro shaft is contained in amplitudes of  $V_S$  (t, $\theta$ ) and  $V_C$  (t, $\theta$ ). The basic idea of this method is to extract the instantaneous peak amplitudes of scott-T outputs using demodulators and division of these

#### Chapter 3 Mathematical study of synchro and modeling of synchro-to-digital converter

values followed by inverse tangent operation. Finally, the absolute shaft angle is calculated using the quadrant detector bits.

The outputs of the scott-T circuit are amplitude modulated signals. The process of extraction of the positive peak amplitudes of scott-T outputs is called as demodulation. So a demodulator is designed using a dual stage monoshot and S&H circuit. Figure 3.3 demonstrates the internal blocks and the operation of the demodulators with associated waveforms to extract the positive peak amplitudes of V<sub>S</sub> and V<sub>C</sub>. In this demodulation, the scott-T output signals and its zero crossing outputs are used to extract the rotation angle information of the shaft. The zero crossing outputs for scott-T signals can be generated by comparators and denoted as  $Z_S$  and  $Z_C$ . Since the signals V<sub>S</sub> has a frequency of 50 Hz, the positive peak amplitudes occurs at 5 ms for every cycle. So a triggering signal should be generated at 5 ms. The triggering signal can be achieved by using dual stage monoshot. The dual stage monoshot generation of triggering signals T<sub>s</sub> and T<sub>c</sub> is shown in figure 3.3.

A single monoshot, which outputs pulses of desired width when a change in the logical input is detected. The first monoshot triggered to detect a rising edge of the input and the generated output is connected to the second monoshot. The second monoshot triggered to detect a falling edge of the input. The output of second monoshot is used as triggering signal for the S&H circuit to sample the positive peak amplitude levels.

There are two demodulators called sine and cosine demodulator to extract the positive peak amplitude levels of scott-T outputs. In figure 3.3, the scott-T outputs are  $180^{\circ}$  out of phase with each other because in II quadrant, V<sub>s</sub> amplitude is positive and V<sub>c</sub> amplitude is negative. The signals U<sub>s</sub> and U<sub>c</sub> are sample & hold outputs of the signals V<sub>s</sub> and V<sub>c</sub> respectively. The sampled outputs are given as

$$U_{\rm S} = V \sin(\theta)$$

$$U_{\rm C} = V \cos(\theta)$$
(3.13)



(a) Internal blocks of the demodulator. It comprises of dual stage monoshot to generate triggering signal and S&H circuit to give peak amplitude levels





**Figure 3.3:** Internal operation of the demodulators. The signals  $V_s$  and  $V_c$  are  $180^0$  out of phase under the assumption of the rotor shaft is at rest and is in II quadrant.

From the equation (3.13), the signals  $U_S$  and  $U_C$  contains only angular information. The positive peak amplitude signals of scott-T outputs are divided and applied with inverse tangent operation to get the rotor shaft angle in the range  $0^0$  to  $90^0$ .

$$\theta = \arctan(U_{\rm S} / U_{\rm C})$$
$$= \arctan\left[V\sin(\theta) / V\cos(\theta)\right]$$
(3.14)

The harmonic interference [2] exists in the three phase synchro voltage signals. The harmonic components still continue in electronic scott-T output signals  $V_S$  and  $V_C$ . These components can be cancelled ratio-metrically (from equation 3.14) such that the conversion error in the angle measurement is minimized. The full  $360^0$  rotation of shaft angles can be obtained by selection of quadrant detection logic. The following phenomenon gives the logic to the design the quadrant detector.

The variation of  $V_S$  and  $V_C$  signals with respect to reference signal  $V_{Ref}$  is described using the equations (3.5) and (3.12). It is evident that in I quadrant both  $V_S$  and  $V_C$  are in phase with  $V_{Ref}$ . In the II quadrant,  $V_S$  is in phase and  $V_C$  becomes out of phase with  $V_{Ref}$ . In the III quadrant both  $V_S$  and  $V_C$  are out of phase with  $V_{Ref}$ . In the IV quadrant,  $V_S$  is out of phase and  $V_C$  becomes in phase with  $V_{Ref}$ . So a quadrant detector block is required to determine the quadrant in which the synchro shaft angle falls. The table 3.1 is used to determine the quadrant of shaft angle.

			Absolute
Quadrant	Qs	Qc	angle
			(degrees)
I (0 <sup>0</sup> -90 <sup>0</sup> )	1	1	
II (90°-180°)	1	0	1800-
III (180 <sup>0</sup> -270 <sup>0</sup> )	0	0	1800+
IV (270°-360°)	0	1	360 <sup>0</sup> -

 Table 3.1: Analysis of the quadrant detector

Based on above analysis, the absolute angle estimator is modeled and described using a flowchart shown in figure 3.4. It takes  $\theta$ ,  $Q_s$  and  $Q_c$  as the inputs and gives actual rotor

#### Chapter 3 Mathematical study of synchro and modeling of synchro-to-digital converter

position of shaft. The rotor shaft angle also can be represented in binary using the Binary Angular Measurement (BAM) notation [3].



Figure 3.4: Flowchart of the absolute angle estimator block. The absolute angle is determined based on sine quadrant bit ( $Q_s$ ) and cosine quadrant bit ( $Q_c$ ).

The computation of rotor shaft angle based on the proposed methodology is described in the following way. Let us consider the rotor shaft is stationary at 135<sup>0</sup>, then the scott-T outputs becomes

V<sub>s</sub>= [0.707] V sinωt

V<sub>C</sub>= [-0.707] V sinωt

The sine and cosine demodulator outputs are given by

 $U_S\,{=}\,0.707\,V$ 

 $U_C\,{=}\,0.707\,V$ 

Applying inverse tangent operation,  $\theta = \arctan(0.707 \text{V}/0.707 \text{V}) = 45^{\circ}$ 

Since rotor shaft is in II quadrant and according to concept of the quadrant detector, the absolute shaft angle can be obtained by subtracting  $\theta$  from 180<sup>0</sup>.

#### Chapter 3 Mathematical study of synchro and modeling of synchro-to-digital converter

Hence rotor shaft angle =  $180^{0}$ - $45^{0}$  =  $135^{0}$ . From the table 3.1 it is observed that, the logical value of Q<sub>S</sub> is changing from logic 0 to logic 1 whenever the rotor shaft completes  $360^{0}$  rotation. In otherwords, a complete cycle of Q<sub>S</sub> corresponds to  $360^{0}$  rotation of shaft; hence the number of cycles of Q<sub>S</sub> per one minute of time is called as revolutions per minute (rpm). Figure 3.5 illustrates nature of Q<sub>S</sub> for multiple rotations of rotor shaft. Therefore Q<sub>S</sub> can be considered as the speed signal to estimate the speed of rotation of rotor shaft.



Figure 3.5: Transitions of sine quadrant bit Q<sub>s</sub> for multiple rotations of rotor shaft

# **3.3 Simulation results**

The simulation blocks of synchro and the proposed SDC are shown in figure 3.6. The synchro block is modeled using the mathematical expressions obtained in section 3.1. Considering a sinusoidal signal with amplitude of 10 V and frequency of 50 Hz is used to excite the synchro and the model simulated at rotor shaft speed of 10 rpm.

The transformation ratio between stator and rotor windings of the synchro is assumed to be unity. As a result, the stator signals from the synchro have maximum amplitude of 10 V and the signals simulated signals are shown in figure 3.7. These signals are called as phase voltage signals and are denoted as  $V_{S1}$ ,  $V_{S2}$  and  $V_{S3}$ .



**Figure 3.6:** MATLAB/Simulink model of Synchro-to-Digital Converter system. (a) synchro (b) scott-T circuit (c) quadrant detector (d) absolute angle estimator.



The SDC model consists of scott-T circuit, comparators, monoshot circuits, S&H circuits, quadrant detector and an absolute angle estimator. The output signals obtained by the synchro are demodulated by SDC to compute the rotor shaft angle and its speed of rotation. The synchro outputs are connected to the scott-T circuit of SDC. The scott-T circuit responsible for generation of the line voltages ( $V_{S3-S1}$ ,  $V_{S2-S3}$ ,  $V_{S1-S2}$ ) and followed by conversion operation. Based on the simplification in Appendix A, the line voltage signals converted into two equivalent signals using the basic library blocks. The output signals obtained by the scott-T circuit are denoted as  $V_S$ ,  $V_C$  and are shown in figure 3.8.

1

Time (sec)

Figure 3.7: Synchro input: V<sub>Ref</sub> and output signals: V<sub>S1</sub>, V<sub>S2</sub> and V<sub>S3</sub>

1.2

1.4

1.8

2

1.6

ŝ

-10

0

0.2

0.4

0.6

0.8





Figure 3.8: Scott-T circuit output signals: V<sub>S</sub> and V<sub>C</sub>.

The scott-T output signals ( $V_S$ ,  $V_C$ ) are sent to two separate demodulators to extract positive sine and cosine envelopes. This is achieved by triggering the scott-T outputs at peak amplitude levels. So the detection of these levels plays an important role in computation of the rotor shaft angle. The operation of demodulator using dual stage monoshot and S&H circuit is explained in section 3.2. Since the scott-T outputs  $V_S$  and  $V_C$  have the time period of 20 ms, the peak amplitudes occurs at 5 ms. The dual stage monoshot provides a triggering signal at 5 ms in every cycle of  $V_S$ . This is achieved by programming first monoshot for the rising edge of the zero crossing output of  $V_S$  and has to generate a pulse of duration 4.9 ms. Then the second monoshot is programmed for the falling edge of first monoshot output and generates a pulse of duration 0.1 ms. The S&H block takes  $V_S$  and triggering signal as inputs and holds the peak amplitudes whenever it receives a triggering input. In this way the S&H block outputs peak amplitude levels of  $V_S$  and these instantaneous









(b) Positive cosine envelope detection of  $V_C$ . The pulses of the triggering signal,  $T_C$  are occurring at positive peak amplitudes of  $V_C$ .

Figure 3.9: Demodulation of scott-T signals using triggering signals.
### Chapter 3 Mathematical study of synchro and modeling of synchro-to-digital converter

levels are called as positive sine envelope. Similarly the positive cosine envelope also extracted. The process of extraction of positive sine envelope and cosine envelope is called as demodulation. This process is shown in figure 3.9. These instantaneous envelope values are given to atan2 block. The absolute shaft angle is calculated based on the bits provided by quadrant detector.

The quadrant detector block inputs are Sampling Signal (SS), zero crossing signals of  $V_S$  and  $V_C$  and the outputs are quadrant bits  $Q_S$  and  $Q_C$ . Quadrant detector block outputs the level of inputs based on the rising edge of sampling signal. The sampling signal for the quadrant detector is derived such a way that a pulse is generated in each positive half cycle of zero crossing signal of  $V_{Ref}$ . The required sampling signal is generated using the dual stage monoshot and is shown in figure 3.10.



**Figure 3.10:** Dual stage monoshot generation of sampling signal. The first monoshot is sensitive to rising edge of  $V_{Ref}$  and the second monoshot is sensitive to falling edge of first monoshot output. Thereby, the sampling signal is occurring at every 5 ms of  $V_{Ref}$ .

### Chapter 3 Mathematical study of synchro and modeling of synchro-to-digital converter

Figure 3.11 illustrates the results of quadrant detector when the synchro shaft rotating at 60 rpm i.e, 1 rps. The quadrant detector outputs are either high or low based on the quadrant. It is noted that the  $Q_S$ ,  $Q_C$  bits are high in I quadrant;  $Q_S$  is high and  $Q_C$  bit is low in II quadrant;  $Q_S$ ,  $Q_C$  bits are low in III quadrant;  $Q_S$  bit is low and  $Q_C$  bit is high in IV quadrant.



**Figure 3.11:** Quadrant detector inputs are  $V_S$ ,  $V_C$ , sampling signal and outputs are  $Q_S$ ,  $Q_C$ . The sine quadrant bit,  $Q_S$  is  $\exists \phi$  in quadrant I and II;  $\exists \phi$  in quadrant III and IV. The cosine quadrant bit,  $Q_C$  is  $\exists \phi$  in quadrant I and IV;  $\exists \phi$  in quadrant II and III.

The quadrant detector block gives quadrant in which the rotor shaft angle falls using  $Q_s$  and  $Q_c$  bits. The outputs of atan2 block and quadrant bits ( $Q_s$ ,  $Q_c$ ) are sent to the angle estimator. Based on table 3.1 the angle estimator gives the absolute shaft angle. Furthermore, the rate computation for shaft rotation can be done by using sine quadrant bit  $Q_s$ . The SDC model simulated and verified for various shaft speeds. The speed outputs at 60 rpm and 120 rpm are shown in figure 3.12.





(a) The output profiles of angle and speed of rotor when shaft is rotating at 60 rpm.



(b) The output profiles of angle and speed of rotor when shaft is rotating at 120 rpm.

Figure 3.12: Rotor positional angle and speed output waveforms.

# 3.4 Study of non-ideal characteristics

Practical synchro is not perfect and suffers with non-ideal characteristics. Therefore, synchro outputs deviates considerably from the ideal behavior. The common non-ideal characteristics are amplitude imbalance, imperfect quadrature, reference signal phase shift and excitation signal distortion.

The above characteristics cause severe inaccuracy at converters output in position measurement applications. It is therefore important to study the effect of these characteristics on the converters. The flow of computation of shaft angle measurement is shown in figure 3.13. This diagram is used to study the effects of non-ideal characteristics on SDC.



**Figure 3.13:** Computation flow diagram to estimate the shaft angle between  $0^0 - 90^0$ . The line voltages V<sub>S3-S1</sub>, V<sub>S2-S3</sub> and V<sub>S1-S2</sub> are considered to the study of non-ideal characteristics of synchro.

### 3.4.1 Amplitude imbalance

Amplitude imbalance refers to the occurrence of amplitude difference between the stator signals of the synchro. Amplitude imbalance occurs either from unbalanced excitation of the synchro or from the existence of unequal inductances in the phases and it is represented as

$$V_{S3-S1} = (1+_1) V \sin \sin t$$
 (3.15)

$$V_{S2-S3} = (1 + 2) V \sin(+120^{\circ}) \sin t$$
 (3.16)

$$V_{S1-S2} = (1+ 3) V \sin(+240^{\circ}) \sin t$$
 (3.17)

where 1, 2 and 3 represents the amount of amplitude imbalances.

From equation (3.15), it can be noticed that the voltage between S3 to S1 directly gives V<sub>S</sub>

$$\begin{split} V_{S} &= (1+\ _{1}) \ V \ sin \ sin \ t \\ Consider \ (3.16) \ 6 \ (3.17) \\ & V_{C} \ensuremath{\varnothing} = V \ sin \ t \ [(1+\ _{2}) \ sin(\ +120^{0}) - (1+\ _{3}) \ sin(\ +240^{0})] \\ &= V \ sin \ t \ [sin(\ +120^{0}) + \ _{2} \ sin(\ +120^{0}) - sin(\ +240^{0}) - \\ & \ _{3} \ sin(\ +240^{0})] \\ &= V \ sin \ t \ [-0.5 \ sin \ + 0.866 \ cos \ - 0.5 \ _{2} \ sin \ + 0.866 \ _{2} \ cos \ + \\ & \ 0.5 \ sin \ + 0.866 \ cos \ + 0.5 \ _{3} \ sin \ + 0.866 \ _{3} \ cos \ ] \\ &= V \ sin \ t \ [1.732 \ cos \ + 0.5 \ (\ _{3} - \ _{2}) \ sin \ + 0.866 \ (\ _{2} + \ _{3}) \ cos \ ] \\ Dividing \ by \ 1.732, \quad V_{C} = V \ sin \ t \ [cos \ + 0.288 \ (\ _{3} - \ _{2}) \ sin \ + 0.5 \ (\ _{2} + \ _{3}) \ cos \ ] \\ After \ demodulation, \quad U_{S} = (1+\ _{1}) \ V \ sin \\ & U_{C} = V \ [cos \ + 0.288 \ (\ _{3} - \ _{2}) \ sin \ + 0.5 \ (\ _{2} + \ _{3}) \ cos \ ] \\ Applying \ inverse \ of \ tangent \ operation \ and \ the \ result \ denoted \ by \ \emptyset \end{split}$$

$$= \arctan (U_{\rm S} / U_{\rm C})$$
  
= arctan ((1+\_1) sin / [cos + 0.288 (\_3-\_2) sin + 0.5 (\_2+\_3) cos ])  
(3.18)

According to absolute angle estimation

$$\phi = \begin{cases} & \text{for I quadrant} \\ 180^{0} - & \text{for II quadrant} \\ 180^{0} + & \text{for III quadrant} \\ 360^{0} - & \text{for IV quadrant} \end{cases}$$

```
Position error = - \phi
```

The amplitude imbalances were applied on synchro and corresponding affect of converter $\alpha$ s resolutions of 10-bit, 11-bit and 12-bit are observed. The maximum angular errors for the imbalance values of = 0.003, 0.005, 0.015 is given in table 3.2. Figure 3.14 shows the angular error variation for the combinations enclosed with dotted lines of table 3.2. It is noted

# Chapter 3 Mathematical study of synchro and modeling of synchro-to-digital converter

that, as long as the imbalance values (1, 2, 3) are of equal amounts, the angular error is zero. Further, it is observed that as the imbalance values are increasing the inaccuracy between actual mechanical angle and measured angle is increasing.

Amplitude	Amplitud	de imbalan	ce values	Maximum Angular error	Resolution (approximately)		
imbalance	α1	α2	α3	(degrees)			
	0	0	0	0			
	0	0	0.003	0.074			
	0	0 0.003 0 0.		0.074			
	0	0.003	0.003	0.085			
0.3%	0.003	0	0	0.085	12-bit		
	0.003	0	0.003	0.074			
	0.003	0.003	0	0.074			
	0.003	0.003	0.003	0			
	0	0	0	0			
	0	0	0.005	0.123			
	0	0.005	0	0.123			
	0	0 0.005 0.005		0.143	11.1.		
0.5%	0.005	0	0	0.143	11-bit		
	0.005	0	0.005	0.123			
	0.005	0.005	0	0.123			
	0.005	0.005	0.005	0			
	0	0	0	0			
1.5%	0	0	0.015	0.37			
	0	0.015	0	0.37			
	0	0.015	0.015	0.42			
	0.015	0	0	0.42	10-bit		
	0.015	0	0.015	0.36			
	0.015	0.015 0 0.36					
	0.015	0.015	0.015	0			

**Table 3.2:** Quantitative analysis of amplitude imbalance



**Figure 3.14:** Plot of actual mechanical angle of synchro verses angular error of the converter for amplitude imbalance of 0.3%, 0.5% and 1.5%.

# **3.4.2 Imperfect quadrature**

Chapter 3

Imperfect quadrature occurs due to a spacial misalignment between the synchro phases. That is when the three inductance profiles of synchro are not exactly  $120^{0}$  phase with one another. Then the synchro signals are represented as

 $V_{S3-S1} = V \sin(+1) \sin t$  (3.19)

$$V_{S2-S3} = V \sin(+120^0 + 2) \sin t$$
 (3.20)

$$V_{S1-S2} = V \sin(+240^0 + _3) \sin t$$
 (3.21)

where 1, 2 and 3 represents the amount of imperfect quadrature.

Consider (3.20) ó (3.21)

$$V_{C} \not = V \sin t [\sin(+2+120^{0}) - \sin(+3+240^{0})]$$
$$= V \sin t [\sin(+2)\cos 120^{0} + \cos(+2)\sin 120^{0} - \sin(+3)\cos (240^{0}) \circ \cos(+3)\sin 240^{0}]$$

 $= V \sin t [-0.5 \sin(+2) + 0.866 \cos(+2) + 0.5 \sin(+3) + 0.866 \cos(+3)]$ 

Dividing by 1.732,

$$V_{\rm C} = V \sin t \left[ -0.288 \sin(+2) + 0.5 \cos(+2) + 0.288 \sin(+3) + 0.5 \cos(+3) \right]$$

After demodulation,

$$U_{S} = V \sin(+ 1)$$

$$U_{C} = V [-0.288 \sin(+ 2) + 0.5 \cos(+ 2) + 0.288 \sin(+ 3) + 0.5 \cos(+ 3)]$$

Applying inverse of tangent operation and the result denoted by  $\phi$ 

$$= \arctan (U_{s} / U_{c})$$
  
= arctan (sin( + 1) / [-0.288 sin( + 2) + 0.5 cos( + 2) + 0.288 sin( + 3) + 0.5 cos( + 3)]) (3.22)

According to absolute angle estimation

$$\phi = \begin{cases} for I quadrant \\ 180^{0} - for II quadrant \\ 180^{0} + for III quadrant \\ 360^{0} - for IV quadrant \end{cases}$$

Position error  $= - \phi$ 

The imperfect quadratures were applied on synchro and corresponding affect of converterøs resolutions of 10-bit, 11-bit and 12-bit are observed. The maximum angular errors for the imperfect values of  $= 0.09^{\circ}$ ,  $0.18^{\circ}$ ,  $0.36^{\circ}$  is given in table 3.3. Figure 3.15 shows the angular error variation for the combinations enclosed with dotted lines of table 3.3. It is noted that, as long as the imperfect values (1, 2, 3) are of equal amounts, the angular error is zero.

# Chapter 3 Mathematical study of synchro and modeling of synchro-to-digital converter

Further, it is observed that as the imperfect values are increasing the inaccuracy between actual mechanical angle and measured angle is increasing.

Imperfect	Imperfec	t quadratu	re values	Maximum Angular error	Resolution (approximately)	
(degrees)	β1	β <sub>2</sub>	β3	(degrees)		
	0	0	0	0		
	0	0	0.09	0.048		
	0	0.09	0	0.048		
0.025% of 360-0.09	0	0.09	0.09	0.09		
500-0.09	0.09	0	0	0.09	12-bit	
	0.09	0	0.09	0.093		
	0.09	0.09	0	0.093		
	0.09	0.09	0.09	0		
	0	0	0	0		
	0	0	0.18	0.096		
	0	0.18	0	0.096		
0.05% of 360=0.18	0	0.18	0.18	0.18		
	0.18	0	0	0.18	11-bit	
	0.18	0	0.18	0.186		
	0.18	0.18	0	0.187		
	0.18	0.18	0.18	0		
	0	0	0	0		
0.1% of 360=0.36	0	0	0.36	0.193		
	0	0.36	0	0.193		
	0	0.36	0.36	0.36		
	0.36	0	0	0.36	10-bit	
	0.36	0	0.36	0.373		
	0.36	0.36	0	0.374		
	0.36	0.36	0.36	0		

 Table 3.3: Quantitative analysis of imperfect quadrature



**Figure 3.15:** Plot of actual mechanical angle of synchro verses angular error of the converter for imperfect quadrature of  $0.09^{\circ}$ ,  $0.18^{\circ}$  and  $0.36^{\circ}$ .

# 3.4.3 Reference signal phase shift

The resistance of the synchro excitation windings causes a phase shift between the synchro outputs and excitation signal. The reference signal phase shift in synchro outputs is represented as

$$V_{S3-S1} = V \sin \sin(t+)$$
 (3.23)

$$V_{S2-S3} = V \sin(+120^{\circ}) \sin(t+)$$
 (3.24)

$$V_{S1-S2} = V \sin(+240^{\circ}) \sin(t+)$$
(3.25)

where is the phase shift between input and output signals of synchro.

From equation (3.23),

 $V_{S3-S1} = V \sin [\sin t \cos + \cos t \sin ]$ 

Consider (3.24) ó (3.25)

 $V_C \not = V \sin(t+) [\sin(t+120^0) - \sin(t+240^0)]$ 

```
= V sin ( t+ ) [1.732 cos ]
= 1.732 V (sin t cos cos + cos t sin cos )
```

Dividing by 1.732,

 $V_C = V \sin t \cos \cos t \sin \cos t \sin \cos t$ 

After demodulation,

 $U_{S} = V \cos\Phi \sin\theta + V \sin\Phi \sin\theta$  $U_{C} = (V \cos\Phi \cos\theta) + (V \sin\Phi \cos\theta)$ 

Applying inverse of tangent operation and the result denoted by  $\phi$ 

$$= \arctan \left( \frac{U_{s}}{U_{c}} \right)$$

$$= \arctan \left( \frac{\cos \Phi \sin \theta}{\cos \theta} + \frac{\sin \Phi \sin \theta}{\sin \theta} \right) \left( \frac{\cos \Phi \cos \theta}{\cos \theta} + \frac{\sin \Phi \cos \theta}{\sin \theta} \right)$$

$$= \arctan \left( \frac{\sin \theta}{\cos \theta} \right)$$

$$= (3.26)$$

According to absolute angle estimation

$$\phi = \begin{cases} for I quadrant \\ 180^{0} - for II quadrant \\ 180^{0} + for III quadrant \\ 360^{0} - for IV quadrant \end{cases}$$

Position error  $= - \phi$ 

From equation (3.26), it is evident that the computation of shaft angle measurement is independent of various phase shifts in reference signal. Hence, this method offers the robustness to the reference signal phase shift of the synchro.

### **3.4.4 Excitation signal distortion**

Ideally the excitation signal is sinusoidal and does not contain any additional harmonics. In general, the excitation signal does contain harmonics and the synchro outputs represented as

$$V_{S3-S1} = \sin \Sigma \quad V \sin(n t) \tag{3.27}$$

# Chapter 3 Mathematical study of synchro and modeling of synchro-to-digital converter

$$V_{S2-S3} = \sin(+120^0) \sum V \sin(n t)$$
 (3.28)

$$V_{S1-S2} = \sin(+240^{0}) \sum V \sin(n t)$$
 (3.29)

Consider (3.28) ó (3.29)

$$V_{C}\phi = \sum V \sin(n t) [\sin(+120^{\circ}) - \sin(+240^{\circ})]$$

$$= \sum V \sin(n t) [1.732 \cos ]$$

Dividing by 1.732,

$$V_C = \sum V \sin(n t) \cos(n t)$$

After demodulation,

$$U_{\rm S} = \sum \quad V \quad \sin$$
$$U_{\rm C} = \sum \quad V \quad \cos$$

Applying inverse of tangent operation and the result denoted by  $\phi$ 

$$= \arctan (U_{\rm S} / U_{\rm C})$$
$$= \arctan (\sin / \cos )$$
$$= (3.30)$$

According to absolute angle estimation

$$\phi = \begin{cases} & \text{for I quadrant} \\ 180^{0} - & \text{for II quadrant} \\ 180^{0} + & \text{for III quadrant} \\ 360^{0} - & \text{for IV quadrant} \end{cases}$$

Position error  $= - \phi$ 

From equation (3.30), it is evident that the harmonic components present in demodulation signals  $U_S$  and  $U_C$  are cancelled out ratio-metrically. Hence, this method offers the robustness to the excitation signal distortion of the synchro.

# **3.5 Conclusion**

In this study, MATLAB/Simulink based modeling and simulation of both synchro and SDC is presented. The realization of present converter needs simple electronic components like comparators, dual stage monoshots, S&H circuits, and some user defined blocks. The user defined blocks: scott-T, quadrant detector and absolute angle estimator are also uses basic components like adder, subtractor and logical inverter gates. Hence, it is a cost-effective converter for motor shaft angular position and speed measurement. The utilization of sine quadrant bit of quadrant detector for rotor shaft speed estimation shows the novelity of this work. The effects of the non-ideal characteristics of synchro such as amplitude imbalance, imperfect quadrature, reference signal phase shift and excitation signal distortion are studied using the Simulink model of SDC. In the process of demodulation, the monoshot employs a resistor and capacitor as external components to generate sampling signal for S&H circuit. It is difficult to generate sampling pulses exactly at peak amplitude instances due to temperature variations and drifts in resistance. Hence, an approach is introduced in next chapter which eliminates analog component in extraction of peak amplitude levels of scott-T signals.

# References

- [1] D.C. Hanselman, õTechniques for improving resolver-to-digital conversion accuracy,ö
   IEEE Transactions on Industrial Electronics, Vol.38, No.6, pp. 501-504, 1991.
- [2] Yan Liu, Zegang Ye, õStudy on harmonic analysis and error correction in synchro to digital conversion,ö Advanced Materials Research, Vols. 225- 226, pp. 334-337, 2011.
- [3] Philip A. Laplante, õReal Time Systems Design and Analysisö, Wiley-India edition, New Delhi, 2005.
- [4] Jain, õModeling & Simulation using MATLAB ó Simulinkö, Wiley-India edition, New Delhi, 2011.

# **CHAPTER 4**

# SYNCHRO-TO-DIGITAL CONVERTER USING DIGITAL PEAK DETECTION APPROACH

# **CONTENTS:**

4.1	Methodology
-----	-------------

- 4.2 Simulation
- 4.3 Conclusion

References

# Chapter 4 Synchro-to-digital converter using digital peak detection approach This chapter describes the design of Synchro-to-Digital Converter (SDC) using digital peak detection method. In this method, the synchro signals are demodulated using digital peak detector. The designed SDC is a combined analog and digital circuit, which gives the synchro shaft angle in a digital form. The theory of operation, circuit details, and simulation results are presented as follows.

# 4.1 Methodology

The rotor winding of synchro is supplied with a sinusoidal carrier signal and is given as

$$V_{\text{Ref}}(t) = V_{\text{REF1-REF2}}(t) = V \sin(\omega t)$$
(4.1)

where V is the peak amplitude,  $\omega$  is the frequency of the excitation signal to the rotor.

Then the magnetically induced signals on three stator windings of the synchro are given as

$$V_{S3 - S1}(t,\theta) = V \sin\omega t \sin(\theta)$$

$$V_{S2 - S3}(t,\theta) = V \sin\omega t \sin(\theta + 120^{\circ})$$

$$V_{S1 - S2}(t,\theta) = V \sin\omega t \sin(\theta + 240^{\circ})$$

$$(4.2)$$

where  $\theta$  is the angular position of the synchro shaft.

is the transformation ratio between rotor and stator windings, assumed as unity.

The block diagram of the SDC based on digital peak detection is shown in figure 4.1. In this scheme, the synchro signals in three signals format is converted to two signal format using electronic scott-T circuit. The electronic scott-T simplification and the output signals evaluation is explained in Appendix A. The output signals of electronic scott-T are denoted as  $V_S$  and  $V_C$  and given by

$$V_{S} = V \sin(\omega t) \sin \theta$$

$$V_{C} = V \sin(\omega t) \cos \theta$$
(4.3)

Synchro-to-digital converter using digital peak detection approach



**Figure 4.1:** Block diagram of Synchro-to-Digital Converter using digital peak detection method. The stator terminals of synchro: S1, S2, S3 and excitation terminals: REF1, REF2 are inputs to the converter.

The output signals of scott-T circuit are applied to the corresponding digital peak detectors  $(D_1 \text{ and } D_2)$ . The outputs of detectors are 10-bit digital data which corresponds to peak values of V<sub>S</sub> and V<sub>C</sub>. The peak amplitudes V sin $\theta$ , V cos $\theta$  converted to digital value and are fed to a microcontroller via latching circuits (L<sub>1</sub> and L<sub>2</sub>). The quadrant detector determines the quadrant in which the shaft angle falls.

The following subsections describe a method of digital peak detection logic for demodulation, generation of latching & reset signals for updating the contents of latching circuits, flip flops based quadrant detector and arctangent implementation for synchro shaft angle.

### **Chapter 4**

### 4.1.1 Digital peak detection logic

There are two digital peak detectors  $D_1$  and  $D_2$  to demodulate the scott-T output signals  $V_{S_1}$   $V_C$  and the logic circuit for peak detection is shown in figure 4.2. As the synchro rotor angles are converted as the amplitude of  $V_{S_1}$   $V_C$  signals, it is required to extract peak amplitude levels to find the shaft angle. These digital peak detection circuits  $D_1$ ,  $D_2$  give instantaneous peak amplitudes of  $V_{S_1}$   $V_C$ . The digital peak detection logic consists of comparator, 10-bit counter and 10-bit Digital-to-Analog Converter (DAC). The comparator enables the counter which starts counting until peak value of the input signal is reached, and it stops counting when the peak of input signal is reached. The digital outputs corresponding to the peak amplitude of inputs are fed to the latching circuits.



Figure 4.2: Circuit diagram for digital peak detector composed of comparator, counter and Digital-to-Analog Converter (DAC). The separate 10-bit digital data represents peak amplitude information of  $V_s$  or  $V_c$ .

### 4.1.2 Logic for latching, reset signal generation

The reference signal  $V_{Ref}$  for the synchro is applied to a comparator to generate zero crossing signal. Then this zero crossing signal is passed through three stages of monoshot to give

# **Chapter 4** Synchro-to-digital converter using digital peak detection approach latching signal at second stage and reset signal at third stage. The three stage monoshot is shown in figure 4.3. The single monoshot is capable of generating pulses of desired width, and the basic output pulse width is determined by selection of an external resistor and a capacitor [1]. The output pulse width T<sub>w</sub> is defined as follows,

$$T_w = K R_{ext} C_{ext} (1+0.7/R_{ext})$$
 (4.4)

Where R<sub>ext</sub> is external resistor, C<sub>ext</sub> is external capacitor, K=0.28.

Since the reference sinusoidal signal  $V_{\text{Ref}}$ , has a time period of 20 ms, the peak occurs at 5 ms. Hence the latching signal is generated at 6 ms having duration of 3 ms to read the digital data into the microcontroller. Reset signal is generated at 9 ms having duration of 1 ms to update the digital data in each cycle of reference signals. Hence, the digital output from the counter is fed into latching circuits at 6 ms and stays for 3 ms to read into microcontroller. Then, a reset pulse of 1 ms resets the counter of digital peak detector in every cycle. The parameters which have been used for three stage monoshot to generate desired latching and reset signals are given in table 4.1.

Table 4.1: Parameters of three stage monoshot



**Figure 4.3:** Generation of latching and reset signals using three stage monoshot. The second and third monoshot gives latching signal and reset signal respectively.

### Chapter 4

### 4.1.3 Quadrant determination

The evaluation of quadrant is based on graph shown in figure 4.4. It shows the variation of sine and cosine signals with respect to the reference signal. It is noticed that in I quadrant both  $V_S$  and  $V_C$  are in phase with  $V_{Ref}$ . In the II quadrant,  $V_S$  is in phase and  $V_C$  becomes out of phase with  $V_{Ref}$ . In the III quadrant both  $V_S$  and  $V_C$  are out of phase with  $V_{Ref}$ . In the III quadrant both  $V_S$  and  $V_C$  are out of phase with  $V_{Ref}$ . In the IV quadrant,  $V_S$  is out of phase and  $V_C$  becomes in phase with  $V_{Ref}$ . This concept is utilized for detecting the quadrant and summarized in table 4.2.



Figure 4.4: Scott-T circuit output signals, Vs and Vc along with excitation signal, VRef.

Quadrant			0	0	Absolute angle
Quauram	V <sub>Ref</sub> & V <sub>S</sub>	V <sub>Ref</sub> & V <sub>C</sub>	Qs	QC	(degrees)
I (0 <sup>0</sup> -90 <sup>0</sup> )	in-phase	in-phase	1	1	
II (90 <sup>0</sup> -180 <sup>0</sup> )	in-phase	out-phase	1	0	180º-
III (180 <sup>0</sup> -270 <sup>0</sup> )	out-phase	out-phase	0	0	1800+
IV (270 <sup>0</sup> -360 <sup>0</sup> )	out-phase	in-phase	0	1	360 <sup>0</sup> -

Table 4.2: Summary of quadrant determination

# Chapter 4 Synchro-to-digital converter using digital peak detection approach

Here, a new method of implementation of quadrant detector circuit, based on flip flops is introduced and shown in figure 4.5. It detects the quadrant in which the shaft is located and generates the two bits  $Q_s$ ,  $Q_c$  accordingly. First the reference and scott-T signals are converted to the square waveforms with the help of comparators. The zero crossing signals of scott-T are connected to D input of the respective flip flop. A separate dual monoshot is used to generate a clock signal from reference signal,  $V_{Ref}$ .

Substituting  $R_{ext} = 1.69$  ká,  $C_{ext} = 10 \ \mu$ f in equation (4.4) for the first monoshot gives a train of pulses of width 4.7 ms, obtained at every rising edge of  $V_{Ref}$ . For the second monoshot,  $R_{ext} = 10$  ká,  $C_{ext} = 8.2$  nf causes a train of pulses of width 0.022 ms is obtained, at every falling edge of first monoshot output. The output of second monoshot is utilized as clock signal for the flip flops. Now based on the rising edge of the clock input, flip flops determine the level of data inputs, which could be either positive or negative based on the quadrant.



Figure 4.5: Design of quadrant detector using comparator, monoshots and flip flops. The quadrant detector outputs:  $Q_S$  and  $Q_C$  gives quadrant information of shaft.

# Chapter 4 Synchro-to-digital converter using digital peak detection approach

# 4.1.4 Arctangent implementation

The counts of signal  $\sin\theta$  and  $\cos\theta$  demodulated from the carrier signal Vsin $\omega$ t along with the quadrant detector bits are fed to the AT89C51 microcontroller. The pin configuration of the AT89C51 is shown in figure 4.6 and has the following resources [2]

- > 128 bytes of Random Access Memory (RAM)
- ➢ 4K bytes of on-chip Read Only Memory (ROM)
- $\succ$  Two timers
- One serial port
- ➢ Four 8-bit I/O ports
- Six interrupt sources



Figure 4.6: Pin configuration of the microcontroller AT89C51

A software code (shown in Appendix B) is written for the microcontroller that reads the 10bit digital data of  $\sin\theta$ ,  $\cos\theta$  and divides the same. Then the inverse tangent function is Chapter 4Synchro-to-digital converter using digital peak detection approachapplied. Based on quadrant evaluated, microcontroller calculates the absolute angle as pertable 4.2. The microcontroller displays the rotor angle, through an LED display.

# 4.2 Simulation

This scheme includes digital peak detectors, 10-bit latching circuits, microcontroller unit, latching and reset signals generation blocks and quadrant detector. To avoid electrical shock the excitation voltage  $V_{Ref}$  is stepped down from 250  $V_{rms}$  to 24  $V_{rms}$ . The synchro outputs  $V_{S1}$ ,  $V_{S2}$  and  $V_{S3}$  supplied to the electronic scott-T to generate two equivalent signals. The generated outputs  $V_S$ ,  $V_C$  along with  $V_{Ref}$  are shown in figure 4.7. The  $V_S$ ,  $V_C$  outputs are connected to digital peak detectors.



Figure 4.7: Scott óT output signals:  $V_S$  (green) and  $V_C$  (blue) along with reference signal:  $V_{Ref}$  (yellow).

There are two sets of signals called as latching and reset signals are generated to read the digital peak information of  $V_s$  and  $V_c$  separately. The generation of latching and reset signals from zero crossing of excitation signal is shown in figure 4.8. The latching signals  $ls_1$  and  $ls_2$  connected to respective latching circuits  $L_1$  and  $L_2$  to provide microcontroller reading time of 3 ms. The reset signals  $rs_1$  and  $rs_2$  connected to respective digital peak detectors  $D_1$  and  $D_2$  to provide counter reset time of 1 ms in each cycle of scott-T outputs.



Figure 4.8: Latching signal at the falling edge of output of first monoshot and reset signal at the falling edge of latching signal.

Figure 4.9 shows the digital peak detector outputs corresponding to quadrature signals Vs,

V<sub>C</sub>. These are fed to the microcontroller for evaluation of synchro shaft angle rotation.



(a) 10-bit digital data corresponding to Vs signal



(b) 10-bit digital data corresponding to  $V_{\rm C}$  signal

Figure 4.9: Digital peak detector outputs as synchro shaft is rotating.

The generation of clock signal from the excitation signal,  $V_{Ref}$  using dual monoshot is shown in figure 4.10. The zero crossing signals of  $V_{Ref}$ ,  $V_S$  and  $V_C$  are represented as REFP, SINP and COSP respectively. Figure 4.11 (a)-(d) illustrates the experimental results of quadrant detector output bits  $Q_S$ ,  $Q_C$  in four quadrants for a full 360<sup>0</sup> rotation of the shaft. It is observed

# Synchro-to-digital converter using digital peak detection approach

that  $Q_s$ ,  $Q_c$  bits are high in first quadrant;  $Q_s$  bit is high and  $Q_c$  bit is low in second quadrant;  $Q_s$ ,  $Q_c$  bits are low in third quadrant and  $Q_s$  bit is low and  $Q_c$  bit is high in fourth quadrant.



Figure 4.10: Dual stage monoshot generation of clock signal



Chapter 4

(a) In I quadrant SINP (yellow) and COSP (green) are in phase with  $V_{Ref}$ , hence  $Q_S$  (blue) is 5 V,  $Q_C$  (pink) is 5 V.



(c) In III quadrant SINP (yellow) and COSP (green) are out of phase with  $V_{Ref}$ , hence  $Q_S$  (blue) is 0 V,  $Q_C(pink)$  is 0 V.



(b) In II quadrant SINP (yellow) is in phase and COSP (green) is out of phase with  $V_{Ref}$ , hence  $Q_s$  (blue) is 5 V,  $Q_c$  (pink) is 0 V.



(d) In IV quadrant SINP (yellow) out of phase and COSP (green) is in phase with  $V_{Ref}$ , hence  $Q_S$  (blue) is 0 V,  $Q_C$  (pink) is 5 V.

Figure 4.11: Quadrant detector outputs in four quadrants.

The arctangent computation for a full 360° rotation of the shaft in binary notations is

# Chapter 4Synchro-to-digital converter using digital peak detection approachimplemented, with $0^0$ and $360^0$ representing all displays of LED off and on respectively.

Binary Angular Measurement (BAM) notation [3] is used to represent the shaft angle and is shown in figure 4.12.

180 <sup>0</sup> *2 <sup>0</sup> (MSB)	1800*2-1	1800*2-2	-	-	-	-	-	-	180 <sup>0</sup> *2 <sup>-9</sup> (LSB)
	Figur	α 1 12· Λ 10	) hit h	inary a	ngular n	negenirei	nent u	ord	

Figure 4.12: A 10-bit binary angular measurement word

Figure 4.13 shows the performance of the designed SDC based on the results obtained. The display of Angle Position Indicator (API) is the reference for the actual mechanical angle of synchro. The plot indicates linearity of the converter. This new method of digitally detecting the peak amplitudes of synchro signals results in maximum angular error of  $0.3^{\circ}$  between the angle measured by the converter and the actual mechanical angle over the full  $360^{\circ}$  range.



**Figure 4.13:** Plot of measured angle ( $_{M}$ ) from the SDC versus actual mechanical angle ( $_{A}$ ) in the range  $0^{0}$  to  $360^{0}$ .

Figure 4.14 shows the BAM simulation result for 113.9<sup>o</sup> synchro shaft angle. It is to be noted that the second, fourth and eighth bars of LED are ON and remaining bars are OFF. Based on the representation of BAM, the equivalent synchro shaft angle is calculated as

$$= 0 + 180^{0*2^{-1}} + 0 + 180^{0*2^{-3}} + 0 + 0 + 0 + 180^{0*2^{-7}} + 0 + 0 = 113.9^{0}.$$

Synchro-to-digital converter using digital peak detection approach



Figure 4.14: Microcontroller output for the shaft angle 113.9<sup>0</sup>

# 4.3 Conclusion

Digital peak detection based SDC has been presented. The digital peak detector is designed using high speed DAC, comparator and a counter. It plays a vital role in computation of shaft angle. The estimation of peak amplitude levels of continuously varying scott-T signals:  $V_S$  and  $V_C$  using DAC with a fixed reference voltage could not provide adequate resolution for output shaft angle. So a new approach is presented in chapter 5 to compute the sychro shaft angle using the concept of pulse width modulation.

# References

- [1] Fairchild Semiconductor Corporation, õDM74LS123 Dual Retriggerable One-shot with Clear and Complementary outputs,ö April 2000.
- [2] Muhhamad Ali Mazidi, Janice Gillispie Mazidi and Rolin D. Mckinlay, õThe 8051 Microcontroller and Embedded Systemsö, Prentice-Hall, Second edition, Taiwan.
- [3] Philip A. Laplante, õReal Time Systems Design and Analysisö, Wiley-India edition, New Delhi, 2005.

# CHAPTER 5

# HARDWARE IMPLEMENTATION SYNCHRO-TO-

# **DIGITAL CONVERTER**

# **CONTENTS:**

5.1	Methodology
-----	-------------

- 5.2 Implementation
- 5.3 Experimental results
- 5.4 Conclusion

References

### Chapter 5

#### Hardware implementation of synchro-to-digital converter

This chapter presents the design, hardware implementation and experimental results of Synchro-to-Digital Converter (SDC). As the shaft angle information is present in the peak amplitudes of synchro outputs, a parameter called Time Duration Windows (TDW) has been introduced to estimate the synchro shaft angle. The basic idea of the scheme is the linear evaluation of peak amplitudes of scott-T signals using TDW and division of TDWs followed by the inverse tangent operation.

The scott-T output signals  $V_S$  and  $V_C$  are applied separately to the comparators along with a common triangular signal to get Pulse Width Modulated (PWM) signals. The TDW for each of scott-T signal can be obtained from triangular zero crossing signal and respective PWM signal. The digital design for generating the binary data corresponding to TDW and quadrant detector bits is implemented in a Complex Programmable Logic Device (CPLD) using Altera MAX+plus II 10.2 software. Microcontroller provides the absolute shaft angle based on the output of CPLD. The schematic and layout of prototype SDC is done using ORCAD 9.1 tool.

## **5.1 Methodology**

The new implementation scheme comprises of an electronic scott-T unit, zero crossing detectors, comparators, CPLD and a microcontroller, as shown in figure 5.1. The rotor winding of synchro is supplied with a sinusoidal carrier signal and is given as

$$V_{\text{Ref}}(t) = V_{\text{REF1-REF2}}(t) = V \sin(\omega t)$$
(5.1)

where V is the peak amplitude,  $\omega$  is the frequency of the excitation signal to the rotor. Then, magnetically induced signals on three stator windings of the synchro are given as

$$V_{S1}(t,\theta) = V \sin t \cos(+120^{0})$$

$$V_{S2}(t,\theta) = V \sin t \cos(-)$$

$$V_{S3}(t,\theta) = V \sin t \cos(+240^{0})$$

$$(5.2)$$

where  $\theta$  is the angular position of the synchro shaft.

### Hardware implementation of synchro-to-digital converter

### Chapter 5

Equation (5.2) represents the phase voltages of the synchro. The simplification for obtaining line voltages is explained in section 3.2 of chapter 3 and given as

$$V_{S3 - S1}(t,\theta) = V \sin\omega t \sin(\theta)$$

$$V_{S2 - S3}(t,\theta) = V \sin\omega t \sin(\theta + 120^{\circ})$$

$$V_{S1 - S2}(t,\theta) = V \sin\omega t \sin(\theta + 240^{\circ})$$
(5.3)

In this scheme, the synchro three-signal format is converted to two-signal format using electronic scott-T circuit. The electronic scott-T simplification is explained in Appendix A. The output signals of electronic scott-T are denoted as  $V_S$  and  $V_C$  and given by





**Figure 5.1:** Functional block diagram of SDC. The synchro is excited by  $V_{Ref}$  and gives three stator signals. The stator voltages:  $V_{S1}$ ,  $V_{S2}$  and  $V_{S3}$  are converted into two signals:  $V_S$  and  $V_C$  using scott-T circuit. These are signals are processed to compute shaft angle.

### Chapter 5

The REFP, SINP, COSP and TRIP are the zero crossing outputs of  $V_{Ref}$ ,  $V_S$ ,  $V_C$  and triangular signal, respectively. They are generated from operational amplifier based circuits and are useful in estimation of quadrant in which the shaft angle falls.

### 5.1.1 Generation of pulse width modulated signal using comparator

Pulse width modulation is a technique in which the width of the output pulse changes according to the amplitude of a modulating signal. The PWM scheme [1] involves comparison of a high frequency triangular carrier signal with a sinusoidal modulating signal. Figure 5.2 shows an operational amplifier based comparator with input and output signals. The sinusoidal and triangular signals are fed to the non-inverting and inverting input terminals of the comparator respectively and comparator outputs high and low levels. So a constant frequency PWM signal can be produced by comparing a modulating signal m(t) with a carrier signal c(t). The binary PWM output can be mathematically written as

$$b_{pwm}(t) = sgn [m(t) - c(t)]$$
 (5.5)

where -sgnøis the signum function.



**Figure 5.2:** Comparator schematic circuit. The output of comparator stays high as long as modulating signal is greater than the carrier signal.

The synchro stator signals are applied to the scott-T unit to generate resolver format signals. The scott-T unit composed of sine generation circuit and cosine generation circuit. The outputs of scott-T are filtered by a low-pass filter of cut off frequency 1 kHz. The low-pass filter guarantees that no high frequency noise is transferred to the comparator and successive stages.

There are two comparators in the converter to generate pulse width modulated signals called SINPWM and COSPWM. The first comparator is applied with  $V_S$  and second comparator is applied with  $V_C$  along with a common triangular signal. A triangular signal is applied externally to theses comparators. The width of the pulses of SINPWM and COSPWM changes according to the voltage signals  $V_S$  and  $V_C$  respectively. The comparator $\phi$ s outputs (SINPWM, COSPWM) and zero crossing outputs (REFP, SINP, COSP and TRIP) are sent to a CPLD.

### 5.1.2 Complex programmable logic device

The CPLD implementation of angle estimator block and quadrant detector block is explained in the following way to achieve absolute synchro shaft angle. CPLD gives two 8-bit digital outputs (Bit<sub>1</sub>í Bit<sub>8</sub>) and quadrant detector bits ( $Q_s$ ,  $Q_c$ ).

### 5.1.2.1 Angle estimator block

From equation (5.4), it is evident that the angular information is present in amplitude parts of  $V_S$  and  $V_C$ , so the main objective of this block is to give equivalent digital outputs to the peak amplitudes  $V_S$  and  $V_C$ . The MATLAB simulation of the technique for synchro position measurement is shown in figure 5.3. It demonstrates the measurement of peak amplitude of  $V_S$  or  $V_C$  with the help of Time Duration Window (TDW). TDW is the time gap (t<sub>1</sub>-t<sub>2</sub>) between rising edge of triangular signal and falling edge of pulse width modulated signal in every cycle of  $V_S$  (or)  $V_C$ . The TDW varies as the synchro shaft rotates and can be calculated from the equation (5.6). Hence, the number of system clocks accommodated in the TDW is a measure of peak amplitude of  $V_S$  or  $V_C$ . The linear evaluation of amplitude (A) using TDW shows the effectiveness of the technique.

TDW = 8-bit binary count value \* Time period of system clock (5.6)



**Figure 5.3:** Demonstration of time duration window for shaft angle position of synchro. Time duration window is the time gap between rising edge of zero crossing of triangular signal and falling edge of pulse width modulated signal, measured at the peak amplitude of  $V_S$  or  $V_C$ .

Figure 5.4 gives the logical circuit for angle estimator block which implements the count value for the TDWøs of  $V_S$  and  $V_C$ . There are two sub blocks to generate 8-bit count values one for  $V_S$  another for  $V_C$ . Each sub block consists of a rising edge detectors, mod-10 counter, falling edge detector, EX-NOR gate and 8-bit counter. Since the signals  $V_S$  and  $V_C$  have a frequency of 50 Hz, the peak amplitude occurs at 5 ms. The triangular signal has a frequency 2 kHz, the tenth cycle of triangular signal approaches near to the peak amplitude of  $V_S$  and  $V_C$ . Therefore, two internal enable signals  $EN_1$ ,  $EN_2$  are generated from mod-10 counter.  $EN_1$  is to trigger the rising edge detector of TRIP signal and  $EN_2$  is to trigger the falling edge detector of SINPWM (or) COSPWM signal respectively. Hence, an  $EN_1$  signal starts the 8-bit counter at 10<sup>th</sup> rising edge of triangular signal and  $EN_2$  signal stops the 8-bit counter at 10<sup>th</sup> falling edge of the pulse width modulated signal with respect to SINP (or) COSP. The microcontroller generates a local reset signal at the end of every cycle of  $V_S$  and  $V_C$ . In this way the counter provides 8-bit digital output for the peak amplitudes of  $V_S$  and  $V_C$  separately and these counts are used to estimate the angle of synchro shaft.



**Figure 5.4:** Angle estimator logic diagram. This circuit calculates the number of systems clocks falling in the time duration windows of  $V_s$  and  $V_c$ .

# 5.1.2.2 Quadrant detector block

Figure 4.4 of chapter 4 shows the variation of  $V_S$  and  $V_C$  signals with respect to reference signal  $V_{Ref}$ . It is noticed that in first quadrant both  $V_S$  and  $V_C$  are in phase with  $V_{Ref}$ . In the second quadrant,  $V_S$  is in phase and  $V_C$  becomes out of phase with  $V_{Ref}$ . In the third quadrant both  $V_S$  and  $V_C$  are out of phase with  $V_{Ref}$ . In the fourth quadrant,  $V_S$  is out of phase and  $V_C$ becomes in phase with  $V_{Ref}$ . So a quadrant detector block is required to determine the quadrant in which the synchro shaft angle falls. Based on above analysis, the quadrant detector designed as a two flip flops based logical circuit which takes inputs: REFP, SINP, and COSP and generates two digital output bits:  $Q_S$ ,  $Q_C$ . Table 4.2 is useful to determine the quadrant of shaft angle.

The digital realization of quadrant detector block is shown in Figure 5.5, which outputs the level of D inputs based on the rising edge of sampling clock signal. The sampling clock for

### Hardware implementation of synchro-to-digital converter

### Chapter 5

the flip-flops is designed such a way that a pulse is generated in each positive half cycle of

REFP signal. The quadrant detector outputs are either high or low based on the quadrant.



**Figure 5.5:** Quadrant detector logic diagram. It takes REFP, SINP, COSP and system clock as inputs and gives outputs  $Q_s$  and  $Q_c$ . These outputs determines quadrant in which shaft angle falls.

### 5.1.3 Microcontroller

The digital 8-bit count values of  $V_S$  and  $V_C$  represents A sin( $\theta$ ) and A cos( $\theta$ ), respectively. These are sent to the microcontroller along with quadrant bits Qs and Qc. A software code has been written in a microcontroller that reads U<sub>S</sub>, U<sub>C</sub> and divides these count values. Then the inverse function of the tangent also applied. Based on quadrant detector bits, the microcontroller calculates the absolute angle of synchro as per the table 4.2. To ensure proper reading of two 8-bit counts and quadrant bits, there are two signals sel<sub>1</sub> and sel<sub>2</sub> applied from the microcontroller.

$$U_{S} = A \sin(\theta)$$

$$U_{C} = A \cos(\theta)$$

$$\theta = \arctan(U_{S} / U_{C})$$
(5.7)

The harmonic interference [2] exists in the three-phase synchro voltage signals. The harmonic components still continue in electronic scott-T output signals  $V_s$  and  $V_c$ . They can

### Chapter 5

be cancelled ratio-metrically (from equation 5.7) such that the conversion error in the angle measurement is minimized.

# **5.2 Implementation**

The hardware implementation of SDC involves analog and digital electronic circuits. The analog portion operates the reference excitation signal and synchro signals. These are processed into digital format and fed to digital portion of the converter for the estimation of synchro shaft angle.

### **5.2.1 Schematic circuits**

The schematic of the analog circuitry of SDC using standard electronic components is shown in figure 5.6. The analog circuit includes differential amplifier, electronic scott-T (also called as sine and cosine generation circuit), low-pass filters (LPF), zero crossing detectors and comparators. The inputs for the analog circuit are reference signal ( $V_{Ref}$ ) and stator signals of synchro. The AC supply is stepped down from 230  $V_{rms}$ , 50 Hz to 24  $V_{rms}$  for safe experimentation and it used as the excitation voltage. The transformation ratio between stator and rotor windings of the synchro was 0.8. As a result, the stator signals from the synchro have voltage of 19  $V_{rms}$  (or) 27  $V_{P-P}$ . The AC signals with 27  $V_{P-P}$ , 50 Hz from the synchro terminals S1, S2 and S3 are connected to the converter. The triangular signal of frequency 2 kHz is also externally applied to SDC.

The peak amplitude of the signals  $V_s$ ,  $V_c$  is approximately 5 V because of the voltage scaling (by one fifth) done at the first stage of the converter. Then these signals are given to LPFs. The LPFs are designed with the components R=1.5 k , C=0.1  $\mu$ F having a cut-off frequency 1 kHz. For better shaft angle measurement experimentation is done with the higher order LPFs however, the error between actual results and measured results is increasing. Further, the significance of LPFs here is to eliminate high frequency noise and should act as a simple buffer.The operational amplifier, AD711 [3] used to generate the zero crossing of reference

#### Hardware implementation of synchro-to-digital converter

signal (REFP), zero crossing of  $V_S$  (SINP), zero crossing of  $V_C$  (COSP), zero crossing of triangular signal (TRIP). The comparator, AD790 [4] is used to generate the pulse width modulated signals (SINPWM and COSPWM). These signals provided as inputs to the CPLD. The MAX3241E RS-232 transceiver converts analog electronics operating voltage (-15 V and +15 V) levels to digital electronics operating voltage levels (0 V and +5 V) [5]. So it acts as voltage translator between the analog and digital electronics. As the implementing technique involves zero crossing detections of scott-T output signals ( $V_S$ ,  $V_C$ ) and triangular signal, the synchronization between them is not necessary. Further, the accuracy of the method is immune to the phase shift between the synchro outputs.





Notes: U1: Reference differential amplifier

U2: Sine generation circuit U3, U4, U7: Cosine generation circuit  $\int$ 

Electronic scott-T circuit

- U5, U6, U10: Low-pass filters
- U8, U9, U11, U12: Zero crossing detectors
- U13, U14: Comparators
The digital logics for angle estimator block (to generate TDWs) and quadrant detector has been implemented in CPLD. The CPLD chosen for the digital design is EPM3128ATC100. It has 128 macro cells, 100 pins and supports hot socketing. The CPLD module contains EPM3128ATC100, +5 V/+3.3 V power supply chip LT1085, 16 MHz external crystal, Joint Test Action Group (JTAG) interface circuit and power on reset chip MAX824. The JTAG programming environment has four signals: Test Mode Select (TMS), Test Clock (TCK), Test Data In (TDI) and Test Data Out (TDO) [6]. The pin assignments and the external circuits of EPM3128ATC100 are shown in figure 5.7.



**Figure 5.7:** The pin assignments, external circuits of CPLD-EPM3128ATC100 and microcontroller-PIC18F25K22. The CPLD gives binary data (Bit<sub>1</sub>í Bit<sub>8</sub>) and quadrant bits ( $Q_s$  and  $Q_c$ ) and sent to microcontroller to compute shaft angle position.

The CPLD implementation of angle estimator and quadrant detector is shown in figure 5.8. Figure 5.8 (a) shows the top level schematic circuit of CPLD. The angle estimator block consists of two separate digital circuits: digital\_sine and digital\_cosine, which are shown in figures 5.8 (b) and (c) respectively. This block provides two 8-bit digital outputs. The digital

### Chapter 5

### Hardware implementation of synchro-to-digital converter

counts  $[I_1 i I_8]$  and  $[Q_1 i Q_8]$  represents peak amplitudes of V<sub>S</sub> and V<sub>C</sub> respectively. The quadrant detector block schematic circuit is shown in figure 4.8 (d), which provides two quadrant bits (Q<sub>S</sub> and Q<sub>C</sub>). The resource utilization of CPLD on Altera based MAX+plus II compiler is given in figure 5.9.





(a) Top level schematic circuit of CPLD





(b) Schematic circuit of digital\_sine block





(c) Schematic circuit of digital\_cos block





(d) Schematic circuit of quadrant detector block

Figure 5.8: CPLD implementation of angle estimator (digital\_sine & digital\_cosine) and quadrant detector

🏶 MAX+plus II - e:\sdcpwm-gdf\sdcpwm1 - [sdcpwm1.rpt - Text E	ditor]	- 7 🗙
💰 MAX+plus II File Edit Templates Assign Utilities Options Window He	þ	_ 8 ×
D 🗲 🛛 🖨 🗴 🖻 🖻 🗢 🕺 🛆 🗟 🗟 🖉 😹 🛱 🖻	🕻 🖬 🗑 🗑 🕱 🅵 🕱 Fixedsys 🔻 10 🔻 📴 🖅	
** RESOURCE USAGE **		
	Shareable External	
Logic Array Block Logic Cells I/O Pins	Expanders Interconnect	
A: LC1 - LC16 7/16(43%) 0/10(0%)	0/16( 0%) 9/36( 25%)	
B: LC17 - LC32 16/16(100%) 2/10( 20%)	2/16( 12%) 19/36( 52%)	<u> 1</u>
C: LC33 - LC48 16/16(100%) 3/10(30%)	1/16( 6%) 20/36( 55%)	
D: LC49 - LC64 16/16(100%) 4/ 9( 44%)	2/16( 12%) 19/36( 52%)	
E: LC65 - LC80 16/16(100%) 2/10(20%)	2/16( 12%) 20/36( 55%)	
F: LC81 - LC96 16/16(100%) 7/ 9( 77%)	12/16( 75%) 29/36( 80%)	
G: LC97 - LC112 16/16(100%) 5/ 9( 55%)	13/16(81%) 25/36(69%)	
H: LC113 - LC128 15/16( 93%) 1/ 9( 11%)	3/16( 18%) 20/36( 55%)	
Total dedicated input pipe used:	0/h / E@%)	
Total L/O pips used:	2/4 (20%) 25/76 (21%)	
Total logic calls used:	24/10 (01%)	
Total shareable expanders used:	35/128 ( 272)	
Total Turbo logic cells used:	118/128 (92%)	
Total shareable expanders not available (n/a):	8/128 ( 8%)	
Average fan-in:	4.71	
Total fan-in:	556	
Total input pins required:	10	
Total output pins required:	12	
Total bidirectional pins required:	0	
Total reserved pins required	4	
Total logic cells required:	118	
Total flipflops required:	86	
Total product terms required:	371	
Total logic cells lending parallel expanders:	0	
Total shareable expanders in database:	30	
Logic cells inserted for fitting:	2	
Contraction of the American Contraction		
Synthesized logic cells:	4/128 (3%)	

Figure 5.9: Resource usage of CPLD-EPM3128ATC100

The flowchart of the program is shown in figure 5.10. A software code (shown in Appendix C) written in microcontroller (PIC18F25K22) that reads the digital data of Us and Uc and calculates actual shaft angle. The available resources in this microcontroller are 32 KB of flash memory, 1536 Bytes of Static Random Access Memory (SRAM), 256 Bytes of Electrically Erasable Programmable Read Only Memory (EEPROM), 19 channels 10-bit ADC, three 8-bit timers, four 16-bit timers, Serial Peripheral Interface (SPI) and Inter Integrated Circuit (I<sup>2</sup>C) modules [7].



Figure 5.10: Flowchart of the software program



Figure 5.11: A photograph of the SDC board

### 5.2.2 Experimental setup

The prototype SDC is designed and fabricated, which is shown in figure 5.11. The Bill Of Materials (BOM) is given in Appendix D. In order to validate the implemented converter, an

### Chapter 5

experimental setup has been established as shown in figure 5.12. In this experiment, a standard synchro (23CX5b) is mounted on the shaft of a 3-phase induction motor (runs at 1440 rpm) with a 983:1 gear reduction. The main specifications of synchro are given in table 5.1.



Figure 5.12: Experimental setup of the implemented SDC system. The synchro stator outputs are connected to SDC and the shaft angle is displayed on computer monitor.

Parameter	Value
Model	23CX5b
Angle range	0º - 360º
Diameter	2.3 inch
Accuracy	7 arc min
Input frequency	50 Hz
Primary voltage	$115 \; V_{rms}$
Primary current	100 mA
Primary power	3 W
Transformation	0.76 0.9
Ratio	0.70 - 0.8

 Table 5.1: Specifications of synchro used for experimentation

### **5.3 Experimental results**

The synchro is excited by an AC voltage signal at the rotor and it generates three phase voltages at the stator based on the principle of electromagnetic induction. The signal,  $V_{Ref}$  shown in experimental results is one-fifth of the excitation signal. The induced stator line voltage signals:  $V_{S3-S1}$ ,  $V_{S2-S3}$ ,  $V_{S1-S2}$  of synchro along with input signal  $V_{Ref}$  are shown in figure 5.13. The synchro outputs are supplied to the electronic scott-T to generate two equivalent signals called as  $V_S$  and  $V_C$ . The generated outputs  $V_S$ ,  $V_C$  along with  $V_{Ref}$  are shown in figure 5.14.



**Figure 5.13:** Input signal:  $V_{Ref}$  (yellow) and output signals:  $V_{S3-S1}$  (green),  $V_{S2-S3}$  (blue),  $V_{S1-S2}$  (pink) of synchro. The output signals are amplitude modulated by rotor angle.

Chapter 5



Figure 5.14: Electronic scott-T output signals:  $V_S$  (green) and  $V_C$  (blue). The amplitude variations of  $V_S$  and  $V_C$  are in quadrature.

The comparators AD790JN have been adopted for each scott-T filtered output signal. A 2 kHz triangular signal is applied to the comparators to generate the pulse width modulated signals. Figure 5.15 shows the generation pulse width modulated signals when the shaft is stationary at  $131.41^{\circ}$ . Figure 5.15 (a) shows the pulse width modulated signal, SINPWM corresponding to the signal V<sub>s</sub>. Figure 5.15 (b) shows the pulse width modulated signal, COSPWM corresponding to the signal, V<sub>c</sub>. The width of the pulses increases as the amplitude of scott-T signals increasing and vice versa. Since the synchro shaft is in second quadrant, V<sub>s</sub> and V<sub>c</sub> are out-of phase by  $180^{\circ}$  to each other.

### Chapter 5



(a) Generation of pulse width modulated signal, SINPWM (blue) by comparison of  $V_S$  (yellow) and triangular signal (green).



(b) Generation of pulse width modulated signal, COSPWM (blue) by comparison of  $V_C$  (yellow) and triangular signal (green).

### Figure 5.15: Generation of pulse width modulated signals using comparator.

Figure 5.16 shows the generation of TDWs using CPLD. Since the reference sinusoidal signal  $V_{Ref}$  is having the time period of 20 ms (50 Hz), the peak amplitudes of  $V_S$  and  $V_C$  occurs at 5 ms. The triangular signal has a time period of 0.5 ms (2 kHz), hence the 10<sup>th</sup> rising edge of TRIP and the 10<sup>th</sup> falling edge of pulse width modulation signals are

### Chapter 5

considered to measure the peak amplitudes of  $V_S$  and  $V_C$ . The number of system clocks accommodated in TDWs is measure of peak amplitude of  $V_S$  and  $V_C$  correspondingly. The 8-bit counters inside the CPLD gives the digital output corresponding to  $V_S$  and  $V_C$ .



(a) Time duration window (pink) at the peak amplitude of  $V_s$  (yellow). It is a pulse of small width obtained between 10<sup>th</sup> rising edge of TRIP (green) and 10<sup>th</sup> falling edge of SIMPWM (blue).



(b) Time duration window (pink) at the peak amplitude of  $V_C$  (yellow). It is a pulse of small width obtained between  $10^{th}$  rising edge of TRIP (green) and  $10^{th}$  falling edge of COSPWM (blue).

Figure 5.16: CPLD generation of Time Duration Windows (TDW).

### Chapter 5

### Hardware implementation of synchro-to-digital converter

Figure 5.17 illustrates the experimental results of quadrant detector for the synchro shaft angle  $131.41^{\circ}$ . It is noted that  $Q_s$  bit is high and  $Q_c$  bit is low in second quadrant. It was experimentally verified that  $Q_s$ ,  $Q_c$  bits are high in first quadrant;  $Q_s$ ,  $Q_c$  bits are low in third quadrant;  $Q_s$  bit is low and  $Q_c$  bit is high in fourth quadrant.



(a) Sine quadrant bit, Qs is at high voltage



(b) Cosine quadrant bit, Q<sub>C</sub> is at low voltage

Figure 5.17: Quadrant detector output polarity levels when rotor shaft stationary at 131.41°.

### Chapter 5

### Hardware implementation of synchro-to-digital converter

The two 8-bit digital outputs multiplexed on the same output pins of CPLD represent the peak amplitudes of  $V_S$  and  $V_C$ . Quadrant detector bits represent the quadrant in which synchro shaft angle falls. The digital outputs and quadrant bits sent to the microcontroller. The microcontroller calculates the absolute angle of synchro which is generated as TX. A serial interface connector has been provided on board to display the angle through hyper terminal. Figure 5.18 shows the results of measured synchro shaft angles obtained by the SDC.

The GR Vew Cal Trader Heb D @ @ @ C 25 CP synchro angle is 2.86 107.29nchro angle is synchro angle is 2.86 is 103.54hro angle synchro angle is 2.86Angle is 101.720 angl synchro angle is 2.86Kes 254.78e is 359.5 synchro angle is 2.86Kes 254.78e is 3 synchro angle is 2.866 85.84 129.56 Synchro angle is 2.86 synchro angle is 3.85 synchro angle is 4.27 synchro angle is 6.89 synchro angle is 18.29 synchro angle is 18.29 synchro angle is 21.20 synchro angle is 21.20 synchro angle is 2.41	the second se	SDCTEST - HyperTerminal
Image: Second		File Edit View Call Transfer Help
synchro angle is 2.86 107.29nchro angle is synchro angle is 2.86 107.29nchro angle synchro angle is 2.866ngle is 103.54hro angle synchro angle is 2.866ngle is 101.720 angl synchro angle is 2.866his 254.78e is 359.5 synchro angle is 2.8686is 254.78e is 359.5 synchro angle is 2.8686is 254.78e is 3 synchro angle is 2.8686is 254.78e is 3 synchro angle is 2.868 5.84 129.56 synchro angle is 2.86 synchro angle is 2.86 synchro angle is 2.86 synchro angle is 2.86 synchro angle is 4.27 synchro angle is 4.27 synchro angle is 4.27 synchro angle is 4.29 synchro angle is 4.29 synchro angle is 15.07 synchro angle is 15.09 synchro angle is 21.20 synchro angle is 21.20 synchro angle is 21.41		06 8 08 6
synchro angle is 2.86 synchro angle is 2.86 synchro angle is 3.56 synchro angle is 4.27 synchro angle is 6.89 synchro angle is 15.07 synchro angle is 18.29 synchro angle is 21.20 synchro angle is 21.40 synchro angle is 21.40		synchro angle is 2.86 107.29nchro angle is synchro angle is 2.86e is 103.54hro angle synchro angle is 2.86engle is 103.720 angl synchro angle is 2.866ngle is 101.720 angl synchro angle is 2.8666is 254.78e is 359.5 synchro angle is 2.86.48.56 synchro angle is 2.866.5529.5654.78e is 3 synchro angle is 2.8658.58.41.29.56
synchro angle is 34,54 synchro angle is 55,84 synchro angle is 56,84 synchro angle is 60,54 synchro angle is 64,50 synchro angle is 75,16 synchro angle is 115,32 synchro angle is 115,32 synchro angle is 157,91 synchro angle is 181,18		synchro angle is 2.86 synchro angle is 2.86 synchro angle is 2.86 synchro angle is 3.56 synchro angle is 4.27 synchro angle is 5.07 synchro angle is 15.07 synchro angle is 12.20 synchro angle is 29.41 synchro angle is 29.41 synchro angle is 4.54 synchro angle is 4.54 synchro angle is 60.54 synchro angle is 60.54 synchro angle is 68.66 synchro angle is 115.32 synchro angle is 116.32 synchro angle is 116.32 synchro angle is 116.32 synchro angle is 116.34 synchro angle is 116.34 synchro angle is 116.34
Accompanied ANTW 9600 BALL SCROLL CAIS N.M. Capture Print edus	-	Accommented ANSTW 9600 RALL SCROLL CAPS N.M. Capture Print edu
A Start A TOTIST Have been a start and a start	5-18 PM	Contact August In Contact Cont

Figure 5.18: Display of hyper terminal, showing the synchro angle.

High accuracy tracking-type angle position indicator (AP-501 from CSI) is used to notify the actual mechanical angle ( $_{\rm M}$ ) of synchro. Figure 5.19 compares the results obtained from the converter and mechanical angle of synchro for various shaft angle positions. From the plot, it is cleared that the converter exhibits good linearity over 0<sup>0</sup>-360<sup>0</sup> range. The maximum error ( $_{\rm M}$ -) between actual to measured angle is 0.16<sup>0</sup>, so the implemented converter nearly has 11-bit resolution. The performance specifications and comparison of the present work with earlier published reports are given in table 5.2 and table 5.3 respectively.



Figure 5.19: Plot of mechanical angle of synchro versus angle obtained from the implemented converter. The dashed line is a linear fit to the measured angles ( $\blacktriangle$ ). Also shown is the error ( $\bullet$ ) between actual mechanical angle and measured angle.

Parameter	Commercial SDC	Prototype SDC
Input frequency	50 Hz	50 Hz
Resolution	12-bit	11-bit
Accuracy	8.5 arc minutes	10 arc minutes
Shaft speed measurement	Not available	Available
Diagnostic features		
i) loss of signal detection	Not available	Available
ii) stator reversal connection detection		

Table 5.2 The specifications of prototype SDC

Conversion method	Main modules involved	Excitation input	Measured parameters	Output form	Simulation/Experimental	Angular accuracy (degrees)
Attaianese and Tomasso	ADC and EPROM	Square signal	Angular position and speed	analog	Experimental	1.4
Sarma et al.	DSP processor, ADC and S&H circuit	Sinusoidal signal	Angular position	analog	Both Simulation and Experimental	Not reported
Ben-Brahim et al.	Quadrant determination circuit, triggering circuit and S&H circuit	Sinusoidal signal	Angular position	analog	Both Simulation and Experimental	Not reported
Khaburi	ADC and angle tracking observer	Square signal	Angular position	analog	Experimental	0.33
Nay Lin Htun Aung et al.	Synchronous integrator and tracking observer	Sinusoidal signal	Angular position and speed	analog	Both Simulation and Experimental	0.25
Present work	Scott-T, comparators, angle estimator, quadrant detector and arctangent function	Sinusoidal signal	Angular position and speed	Both analog and digital	Both Simulation Experimental	0.16

	Table 5.3	Comparison	of competitive	methods
--	-----------	------------	----------------	---------

The tracking rate of the proposed converter can be calculated in the following way.

Tracking rate = 1/conversion time

=  $1/((2^{\text{resolution}}) * \text{excitation signal time period})$ = 1.4 rpm

This converter finds an application in accurate positioning measurement, where the motor driven mechanisms rotate at low speeds (approximately at 1 rpm). However, the Small Rotatable Plug (SRP) & Large Rotatable Plug (LRP) drives of reactor run at fast speed of 0.298 rpm and 0.196 rpm respectively.

### **5.4 Conclusion**

A novel method is proposed using the concept of PWM for the computation of synchro shaft

angle. In this method, the accuracy of the present converter mainly depends on TDW. The in-

### Chapter 5

house developed low-cost SDC is a combined analog and digital circuit. The analog circuitry implemented using operational amplifiers while the digital circuitry realized using CPLD. The prototype Synchro-to-Digital Converter provides a digital readout of synchro mechanical angle through onboard serial port. The experimental results are presented usinzzg a laboratory setup. It is observed that the deviation of the angle measured by the converter from the actual mechanical angle does not exceed  $0.16^{\circ}$  over the full  $360^{\circ}$  range.

### References

- Francesco Vasca, Luigi lannelli, õDynamics and control of switched electronic Systemsö, Springer, London, 2012.
- [2] Yan Liu, Zegang Ye, õStudy on harmonic analysis and error correction in synchro to digital conversion,ö Advanced Materials Research, Vols. 225- 226, pp. 334-337, 2011.
- [3] Analog Devices, õPrecision, Low Cost, High Speed, BiFET Op Amp AD711,ö USA, 2002.
- [4] Analog Devices, õFast, Precision Comparator AD790,ö USA, 2002.
- [5] Maxim, õ±15kV ESD-protected, Down to 10nA, 3.0V to 5.5V, Upto 1Mbps, True RS-232 Transceiver,ö USA, 2003.
- [6] Altera, õMAX 3000A Programmable Logic Device Family,ö USA, 2006.
- [7] Microchip, õPIC18(L)F2X/4XK22 datasheet,ö USA, 2012.

## CHAPTER 6

# IMPLEMENTATION OF DIAGNOSTIC FEATURES FOR SYNCHRO-TO-DIGITAL CONVERTER

### **CONTENTS:**

- 6.1 Design of loss of signal detector
- 6.2 Design of stator terminal reversal connection detector

6.3 Conclusion

References

# Chapter 6 Implementation of diagnostic features for synchro-to-digital converter This chapter presents the diagnostic features for Synchro-to-Digital Converter (SDC). They are (i) Loss Of Signal (LOS) detection and (ii) Reversal connection detection. If the synchro is not connected properly to the SDC, the output digital display of SDC shows an illogical value. To diagnose the inadvertent mistakes, an investigation is taken up for the incorporation of diagnostic features in the SDC.

The design of LOS detector and reversal connection detector mainly involves a monoshot. The pulse stretching operation of monoshot is mainly used to detect the cable disconnection and reversal connection detection between synchro and SDC. The connection between synchro and SDC is shown in figure 6.1. The R1, R2, S1, S2 and S3 terminals of synchro are connected to the RH, RL, S1, S2, and S3 inputs of the converter respectively. An excitation voltage is applied between R1 and R2 terminals of synchro and given as

$$V_{\text{Ref}}(t) = V \sin \omega t \tag{6.1}$$



**Figure 6.1:** The connections between synchro and Synchro-to-Digital Converter (SDC). The terminals: R1, R2, S1, S2 and S3 of synchro are connected to RH, RL, S1, S2 and S3 terminals of SDC.

### 6.1 Design of loss of signal detector

### 6.1.1 Methodology

The block diagram of LOS detector is shown in figure 6.2. It consists of inverting amplifiers, zero crossing detectors and monoshots. The investigation of loss of signal detection is done using the phase voltage signals of synchro. The synchro is excited with a sinusoidal signal,

### Implementation of diagnostic features for synchro-to-digital converter

V since then the induced phase voltage signals on three stator windings are given as

Chapter 6

$$V_{S1}(t) = V \sin\omega t \cos(\theta + 120^{0})$$

$$V_{S2}(t) = V \sin\omega t \cos(\theta)$$

$$V_{S3}(t) = V \sin\omega t \cos(\theta + 240^{0})$$

$$(6.2)$$

The main idea of the design is the generation of zero crossing signals for each stator terminal voltage of synchro. These signals are responsible for deciding the discontinuity of stator signals of synchro.

The output signals of synchro has a voltage swing of -25 V to +25 V and to operate these signals at analog electronic saturation levels, a voltage scaling stage is required. This is implemented by using operational amplifiers (AD711JN) [1]. There are three voltage scaling amplifiers in inverting configuration providing one fifth division for the input signals.



**Figure 6.2:** The block diagram of Loss Of Signal (LOS) detector. It takes synchro stator voltages:  $V_{S1}$ ,  $V_{S2}$  and  $V_{S3}$  and gives cable disconnection information through LED indications.

The operational amplifier based comparator; AD790 acts as zero crossing detector to generate zero crossing outputs for synchro signals [2]. Since the monoshots accepts the voltage levels 0 V to +5 V, the voltage translator is needed to convert analog electronics operating voltage levels (-12 V to +12 V) to digital electronics operating voltage levels (0 V to +5 V). Hence, the comparator itself serves as a voltage translator.

# **Chapter 6** Implementation of diagnostic features for synchro-to-digital converter In this method, it is required to generate high or low voltage level to indicate the status of input signal. As the monoshot has an application in pulse stretching, 100% duty cycle is possible by application of an input signal such that it can generate high voltage level at the output. A single monoshot is capable of generating pulses of desired width, and the basic output pulse width is determined by selection of an external resistor and a capacitor [3]. The output pulse width $T_w$ is defined as follows,

$$T_{w} = K R_{ext} C_{ext} (1 + 0.7 / R_{ext})$$
(6.3)

where  $R_{ext}$  is external resistor,  $C_{ext}$  is external capacitor, K = 0.28

Since the signals  $V_{S1}$ ,  $V_{S2}$  and  $V_{S3}$  have the time period of 20 ms, the external resistance of 10 k and capacitance of 7.5  $\mu$ F were chosen for monoshot circuit such that a continuous high logic state is maintained for 20 ms. The timing diagram of the input and output signals of monoshot is shown in figure 6.3. From timing diagram, it is observed that the input signal is available for time duration of 60 ms. Hence, the output of monoshot stays at high level for 60 ms and then goes to low level. The output of monoshot again goes to high level whenever it detects rising edge of input signal. The monoshot turn the LED ON when the input signal is disconnected and OFF when connected firmly to the SDC.



**Figure 6.3:** Monoshot timing diagram with input and output signals. The signal is available for the first 60 ms and absent afterwards.

### **6.1.2 Implementation**

The schematic circuit of LOS detector is shown in figure 6.4. The availability and nonavailability of signal is represented by switch (sw) in closed and opened condition Chapter 6Implementation of diagnostic features for synchro-to-digital converterrespectively. In this circuit, the synchro phase voltage signals  $V_{S1}$ ,  $V_{S2}$  and  $V_{S3}$  are appliedthrough sw1, sw2 and sw3 respectively.

The outputs of the voltage scaling stage are applied to the zero crossing stage to obtain zero crossing signals. This zero crossing detector stage itself acts as voltage translator between the voltage scaling stage and the monoshot stage. The zero crossing signals are passed through the monoshots to generate high or low voltage levels. There are three LEDs ( $L_{S1}$ ,  $L_{S2}$  and  $L_{S3}$ ) at the outputs of monoshots, which indicates the loss of input signals to the SDC.



**Figure 6.4:** Schematic circuit of loss of signal detector. The voltage scaling stage makes the synchro signals to operate at analog electronic saturation levels. The zero crossing detector stage gives zero crossing signals of phase voltages:  $V_{S1}$ ,  $V_{S2}$ ,  $V_{S3}$  and acts as voltage translator. The monoshot stage gives high or low voltage levels to LEDs to indicate stator signals disconnection between synchro and SDC.

### **6.1.3 Experimental results**

The AC supply is stepped down from 230  $V_{rms}$  to 24  $V_{rms}$  for safe experimentation. A sinusoidal signal of 24  $V_{rms}$  with a frequency of 50 Hz is used to excite the synchro. The zero

# Chapter 6Implementation of diagnostic features for synchro-to-digital convertercrossing outputs are captured when the shaft of the synchro is at mechanical zero position. Atthis position, the signals $V_{S1}$ , $V_{S3}$ are out of phase and the signal $V_{S2}$ is in phase with $V_{Ref}$ .The outputs of zero crossing detector stage are sent to the monoshot stage. Figure 6.5 showsthe zero crossing signals of excitation and synchro signals for possible disconnectionsbetween synchro and SDC.



(a) Presence of zero crossing signals of  $V_{Ref}$  (yellow),  $V_{S1}$  (cyan),  $V_{S2}$  (pink),  $V_{S3}$  (green) when synchro and SDC are connected firmly.







(b) Absence of zero crossing signal of  $V_{\rm S1}$  (pink) when S1 terminal is disconnected between synchro and SDC.



(d) Absence of zero crossing signal of  $V_{\rm S3}$  (green) when S3 terminal is disconnected between synchro and SDC.

Figure 6.5: Output signals of zero crossing detector stage

Notes: Channel 1, 2, 3, 4 correspond to the zero crossing output of V<sub>Ref</sub>, V<sub>S1</sub>, V<sub>S2</sub> and V<sub>S3</sub> respectively.

Chapter 6 Implementation of diagnostic features for synchro-to-digital converter The LEDs are in sink mode i.e. the anode terminal is connected to positive power supply and cathode terminal is connected to output of monoshot. Thus, LED becomes OFF when there is a high voltage signal from the monoshot, otherwise it is ON. It is experimentally verified for all possible ways of loss of synchro signals to the SDC. Table 6.1 shows the LED indications for different signal losses between the synchro and the SDC.

Table 6.1: Summary of LOS detector indications

Stator voltages	V <sub>S1</sub>	V <sub>S2</sub>	V <sub>S3</sub> (sw3 opened)	
LEDs	(sw1 opened)	(sw2 opened)		
L <sub>S1</sub>	ON	OFF	OFF	
L <sub>S2</sub>	OFF	ON	OFF	
L <sub>S3</sub>	OFF	OFF	ON	

### 6.2 Design of reversal connection detector

### 6.2.1 Methodology

The block diagram of the stator terminal reversal connection detector between synchro and SDC is shown figure 6.6. It consists of phase-to-line voltage converter, zero crossing detectors, clock signal generator and a flip flop register bank.



Figure 6.6: Block diagram of the stator terminal reversal connection detector.

# **Chapter 6** Implementation of diagnostic features for synchro-to-digital converter The analysis of stator terminal reversal connection detection is done using the line voltage signals of synchro. The line voltages are obtained by considering voltage between the terminals: S3 and S1; S2 and S3; S1 and S2. The phase voltages of synchro $V_{S1}$ , $V_{S2}$ , $V_{S3}$ are converted into line voltages $V_{S3-S1}$ , $V_{S2-S3}$ , $V_{S1-S2}$ using phase-to-line voltage converter. The phase-to-line voltage converter is designed using differential amplifiers. The expressions of line voltages are given as

$$V_{S3-S1}(t, ) = V \sin t \sin V_{S2-S3}(t, ) = V \sin t \sin(+120^{0})$$

$$V_{S1-S2}(t, ) = V \sin t \sin(+240^{0})$$
(6.4)

The main idea of the design is to generate the zero crossing signals for each stator voltage of synchro and a clock signal from the excitation signal,  $V_{Ref}$ . The phase relationship between excitation signal and synchro signals is used to find the stator terminal reversal connections. The possible reversal connections along with correct connections are described using the cases shown in table 6.2. The details of each case are described below.

G	D	Connections between synchro and SDC			
Case	Description	Synchro terminals		SDC terminals	
i	Correctly Connected	S1 S2 S3	$\rightarrow$ $\rightarrow$ $\rightarrow$	\$1 \$2 \$3	
ii	S1-S2 swapped	S1 S2 S3	${\rightarrow}$ ${\rightarrow}$	S2 S1 S3	
iii	S1-S3 swapped	S1 S2 S3	$\rightarrow$ $\rightarrow$ $\rightarrow$	S3 S2 S1	
iv	S2-S3 swapped	S1 S2 S3	$\rightarrow$ $\rightarrow$ $\rightarrow$	S1 S3 S2	
v	S1, S2, S3 swapped	\$1 \$2 \$3	$\rightarrow$ $\rightarrow$ $\rightarrow$	S3 S1 S2	

Table 6.2: List of connections between the synchro and SDC

# Chapter 6 Implementation of diagnostic features for synchro-to-digital converter

Case (i): Synchro and SDC are connected correctly.

Let  $V_{Ref}$  is applied as excitation signal and the trigonometric simplification to obtain the line voltages of synchro is as follows

$$V_{S3-S1} = V \sin t \cos(+240^{\circ}) \circ V \sin t \cos(+120^{\circ})$$
  
= V sin t{[cos cos240° os in sin240°] - [cos cos120° os in sin120°]}  
= ç3V sin t sin  
= ç3V sin t sin  
= V<sup>1</sup> sin t (6.5)

When the shaft of synchro is at  $0^{0}$ ,  $60^{0}$  and  $120^{0}$  position,  $V_{S3-S1}$ ,  $V_{S2-S3}$  and  $V_{S1-S2}$  become zero respectively. In addition,  $V_{S2-S3}$  becomes zero when the shaft of synchro is at  $240^{0}$ position. Hence a reference shaft angle other than these values, say =  $20^{0}$  is considered for entire analysis. So from equations (6.1) and (6.5), it is noted that  $V_{Ref}$  and  $V_{S3-S1}$  are in phase.  $V_{S2-S3} = V \sin t \cos - V \sin t \cos(+240^{0})$ 

= V sin t{cos - [cos cos240<sup>0</sup> ó sin sin240<sup>0</sup>]}  
= 
$$c_{3}$$
V sin t sin( +120<sup>0</sup>)  
= V<sup>1</sup> sin t (6.6)

From equations (6.1) and (6.6), it is noted that  $V_{Ref}$  and  $V_{S2-S3}$  are in phase.

$$V_{S1-S2} = V \sin t \cos(+120^{0}) - V \sin t \cos$$
  
= V sin t{[cos cos120<sup>0</sup> ó sin sin120<sup>0</sup>] - cos }  
= - V sin t [1.5cos + 0.866 sin ]  
= ç3V sin t sin(+240<sup>0</sup>)  
= - V<sup>1</sup> sin t (6.7)

From equations (6.1) and (6.7), it is noted that  $V_{Ref}$  and  $V_{S1-S2}$  are out of phase.

Case (ii): S1 and S2 terminals of synchro and SDC are reversed.

 $V_{S3-S1} = V_{S3-S2} = V \sin t \cos(+240^{\circ}) - V \sin t \cos($ 

### Implementation of diagnostic features for synchro-to-digital converter

$$= V \sin t [\cos \cos 240^{\circ} \circ \sin \sin 240^{\circ} - \cos ]$$
  
= V sin t[-1.5 cos + 0.866 sin ]  
= - ç 3V sin t sin( +120^{\circ})  
= - V<sup>1</sup> sin t (6.8)

From equations (6.1) and (6.8), it is noted that  $V_{Ref}$  and  $V_{S3-S1}$  are out of phase.

$$V_{S2-S3} = V_{S1-S3} = V \sin t \cos(+120^{0}) \circ V \sin t \cos(+240^{0})$$
  
= V sin t {[cos cos120<sup>0</sup> \delta sin sin120<sup>0</sup>] - [cos cos240<sup>0</sup> \delta sin sin240<sup>0</sup>]}  
= - \varchi 3V sin t sin  
= - V<sup>1</sup> sin t (6.9)

From equations (6.1) and (6.9), it is noted that  $V_{Ref}$  and  $V_{S2-S3}$  are out of phase.

$$V_{S1-S2} = V_{S2-S1} = V \sin t \cos - V \sin t \cos(+120^{0})$$
  
= V sin t {cos - [cos cos120<sup>0</sup> 6 sin sin120<sup>0</sup>]}  
= V sin t [1.5cos + 0.866 sin ]  
= ç3V sin t sin(+240<sup>0</sup>)  
= V<sup>1</sup> sin t (6.10)

From equations (6.1) and (6.10), it is noted that  $V_{Ref}$  and  $V_{S1-S2}$  are in phase.

Case (iii): S1 and S3 terminals of synchro and SDC are reversed.

$$V_{S3-S1} = V_{S1-S3} = V \sin t \cos(+120^{0}) - V \sin t \cos(+240^{0})$$
  
= V sin t {[cos cos120<sup>0</sup> 6 sin sin120<sup>0</sup>] - [cos cos240<sup>0</sup> 6 sin sin240<sup>0</sup>]}  
= - ç3V sin t sin  
= - V<sup>1</sup> sin t (6.11)

From equations (6.1) and (6.11), it is noted that  $V_{Ref}$  and  $V_{S3-S1}$  are out of phase.

$$V_{S2-S3} = V_{S2-S1} = V \sin t \cos - V \sin t \cos(+120^{0})$$
  
= V sin t{ cos - [cos cos120<sup>0</sup> ó sin sin120<sup>0</sup>]}  
= V sin t [1.5 cos + 0.866 sin ]

### Chapter 6 Implementation of diagnostic features for synchro-to-digital converter

$$= c_{3} V \sin t \sin(+240^{0})$$
  
= V<sup>1</sup> sin t (6.12)

From equations (6.1) and (6.12), it is noted that  $V_{Ref}$  and  $V_{S2-S3}$  are in phase.

$$V_{S1-S2} = V_{S3-S2} = V \sin t \cos(+240^{0}) - V \sin t \cos$$
  
= V sin t{ [cos cos240<sup>0</sup> ó sin sin240<sup>0</sup>] - cos }  
= - ç3V sin t sin(+120<sup>0</sup>)  
= -V<sup>1</sup> sin t (6.13)

From equations (6.1) and (6.13), it is noted that  $V_{Ref}$  and  $V_{S1-S1}$  are out of phase.

Case (iv): S2 and S3 terminals of synchro and SDC are reversed.

$$V_{S3-S1} = V_{S2-S1} = V \sin t \cos - V \sin t \cos(+120^{0})$$
  
= V sin t{cos - [cos cos120<sup>0</sup> 6 sin sin120<sup>0</sup>]}  
= V sin t [1.5cos + 0.866 sin ]  
= - ç3V sin t sin(+240<sup>0</sup>)  
= V<sup>1</sup> sin t (6.14)

From equations (6.1) and (6.14), it is noted that  $V_{Ref}$  and  $V_{S1-S2}$  are in phase.

$$V_{S2-S3} = V_{S3-S2} = V \sin t \cos(+240^{0}) - V \sin t \cos$$
  
= V sin t{[cos cos240<sup>0</sup> 6 sin sin240<sup>0</sup>] - cos }  
= - ç3V sin t sin(+120<sup>0</sup>)  
= -V<sup>1</sup> sin t (6.15)

From equations (6.1) and (6.15), it is noted that  $V_{Ref}$  and  $V_{S2-S3}$  are out of phase.

$$V_{S1-S2} = V_{S1-S3} = V \sin t \cos(+120^{\circ}) - V \sin t \cos(+240^{\circ})$$
  
= V sin t{[cos cos120° 6 sin sin120°] 6 [cos cos240° 6 sin sin240°]}  
= - ç3V sin t sin  
= - V<sup>1</sup> sin t (6.16)

From equations (6.1) and (6.16), it is noted that  $V_{Ref}$  and  $V_{S2-S3}$  are out of phase.

Case (v): S1, S2 and S3 terminals of synchro and SDC are reversed.

Chapter 6

$$V_{S3-S1} = V_{S2-S3} = V \sin t \cos - V \sin t \cos(+240^{0})$$
  
= V sin t{cos - [cos cos240<sup>0</sup> 6 sin sin240<sup>0</sup>]}  
= ç3V sin t sin(+120<sup>0</sup>)  
= V<sup>1</sup> sin t (6.17)

From equations (6.1) and (6.17), it is noted that  $V_{Ref}$  and  $V_{S3-S1}$  are in phase.

$$V_{S2-S3} = V_{S1-S2} = V \sin t \cos(+120^{0}) - V \sin t \cos$$
  
= V sin t{[cos cos120<sup>0</sup> ó sin sin120<sup>0</sup>] - cos }  
= - V sin t [1.5cos + 0.866 sin ]  
= ç3V sin t sin(+240<sup>0</sup>)  
= - V<sup>1</sup> sin t (6.18)

From equations (6.1) and (6.18), it is noted that  $V_{Ref}$  and  $V_{S2-S3}$  are out of phase.

$$V_{S1-S2} = V_{S3-S1} = V \sin t \cos(+240^{\circ}) \circ V \sin t \cos(+120^{\circ})$$
  
= V sin t{[cos cos240° \circ sin sin240°] - [cos cos120° \circ sin sin120°]}  
= ç 3V sin t sin  
= V<sup>1</sup> sin t (6.19)

From equations (6.1) and (6.19), it is noted that  $V_{Ref}$  and  $V_{S1-S2}$  are in phase.

Based on above analysis a clock signal is required to decide whether the synchro line voltages are in phase or out of phase with the excitation signal. The detail design describing the generation of clock signal from the excitation voltage is explained in quadrant determination of chapter 4. The zero crossing detectors generate the zero crossing signals of line voltages. The zero crossing signals:  $Z_{S3-S1}$ ,  $Z_{S2-S3}$ ,  $Z_{S1-S2}$  and clock signal applied as inputs to the flip flop register bank of three D flip flops.

# Chapter 6 Implementation of diagnostic features for synchro-to-digital converter

### 6.2.2 Implementation

The schematic implementation of stator terminal reversal connection detector is shown in figure 6.7. The reversal connection between synchro and SDC is performed using switches (sw4í sw12). The switches sw9, sw4, sw11 are closed when synchro and SDC are connected correctly and the phase-to-line converter gives  $V_{S3-S1}$ ,  $V_{S2-S3}$ ,  $V_{S1-S2}$ . The zero crossing detector stage implemented by operational amplifier based comparators AD790. The dual monoshot, 74LS123 based clock signal generator gives clock input to the flip flops. Based on the rising edge of the clock input, the flip flops generate high voltage level when  $V_{ref}$  and synchro line voltages are in phase otherwise gives low voltage level. The LEDs are connected to the outputs of flip flops and becomes ON when flip flop output is low; OFF when flip flop output is high.



**Figure 6.7:** Schematic circuit of the stator terminal reversal connection detector. The phase-to-line converter gives equivalent line voltages of synchro. The zero crossing detector stage gives zero crossing signals of line voltages:  $V_{S3-S1}$ ,  $V_{S2-S3}$ ,  $V_{S1-S2}$  and acts as voltage translator. The flip flops give

### Chapter 6 Implementation of diagnostic features for synchro-to-digital converter

high or low voltage levels to LEDs to indicate stator terminals reversal connection between synchro and SDC.

### **6.2.3 Experimental results**

Case (i): Synchro and SDC terminals are connected correctly.

In this case the S1, S2, S3 terminals of synchro are connected to S1, S2, S3 terminals of SDC. The line voltages of synchro:  $V_{S3-S1}$ ,  $V_{S2-S3}$  and  $V_{S1-S2}$  are converted into zero crossing signals and sent to the flip flops. The signal derived from the excitation is used as clock input to the flip flops. The zero crossing signals of synchro:  $Z_{S3-S1}$ ,  $Z_{S2-S3}$ ,  $Z_{S1-S2}$  are connected to first, second and third flip flop respectively. The input-outputs of first, second and third flip flops are denoted as D<sub>1</sub>, Q<sub>1</sub>; D<sub>2</sub>, Q<sub>2</sub>; and D<sub>3</sub>, Q<sub>3</sub> respectively. The flip flop outputs: Q<sub>1</sub>, Q<sub>2</sub>, Q<sub>3</sub> connected to the LEDs: L<sub>1</sub>, L<sub>2</sub> and L<sub>3</sub> respectively. From the analysis  $V_{S3-S1}$ ,  $V_{S2-S3}$  are in phase and  $V_{S1-S2}$  is out of phase with  $V_{Ref}$ . Figure 6.8 shows zero crossing signals of synchro and flip flop output voltage levels along with the clock signal (representative of excitation signal) when the synchro and SDC terminals are connected correctly. From the analysis,  $V_{S3-S1}$ ,  $V_{S2-S3}$  are in phase and  $V_{S1-S2}$  is out of phase and  $V_{S1-S2}$  is out of phase with  $V_{Ref}$ . The flip flop outputs: Q<sub>1</sub>, Q<sub>2</sub> becomes high for  $Z_{S3-S1}$ ,  $Z_{S2-S3}$  and Q<sub>3</sub> becomes low for  $Z_{S1-S2}$ . Hence, the LEDs: L<sub>1</sub>, L<sub>2</sub> becomes OFF and L<sub>3</sub> becomes ON.



(a) Zero crossing signals,  $Z_{S3-S1}$  (yellow),  $Z_{S2-S3}$  (green),  $Z_{S1-S2}$  (blue) and clock signal (pink)



(b) Output voltage of flip flops:  $Q_1$  (yellow) is at 5 V,  $Q_2$  (green) is at 5 V,  $Q_3$  (blue) is at 0 V and clock signal (pink)

Figure 6.8: Zero crossing signals and flip flops output when the synchro and SDC terminals are connected correctly.

Case (ii): S1 and S2 terminals of synchro and SDC are reversed.

In this case the S1, S2 terminals of synchro are connected to S2, S1 terminals of SDC respectively. Figure 6.9 shows zero crossing signals of synchro and flip flop output voltage levels along with the clock signal when S1 and S2 terminals of synchro and SDC are reversed. From the analysis,  $V_{S3-S1}$ ,  $V_{S2-S3}$  are out of phase and  $V_{S1-S2}$  is in phase with  $V_{ref}$ . The flip flop outputs: Q<sub>1</sub>, Q<sub>2</sub> becomes low for Z<sub>S3-S1</sub>, Z<sub>S2-S3</sub> and Q<sub>3</sub> becomes high for Z<sub>S1-S2</sub>. Hence, the LEDs: L<sub>1</sub>, L<sub>2</sub> becomes ON and L<sub>3</sub> becomes OFF.



(a) Zero crossing signals, Z<sub>S3-S1</sub> (yellow), Z<sub>S2-S3</sub> (green), Z<sub>S1-S2</sub> (blue) and clock signal (pink)



(b) Output voltage of flip flops:  $Q_1$  (yellow) is at 0 V,  $Q_2$  (green) is at 0 V,  $Q_3$  (blue) is at 5 V and clock signal (pink)

Figure 6.9: Zero crossing signals and flip flops output when S1 and S2 terminals of synchro and SDC are reversed.

Case (iii): S1 and S3 terminals of synchro and SDC are reversed.

In this case the S1, S3 terminals of synchro are connected to S3, S1 terminals of SDC respectively. From the analysis  $V_{S3-S1}$ ,  $V_{S1-S2}$  are out of phase and  $V_{S2-S3}$  is in phase with  $V_{Ref}$ . Figure 6.10 shows zero crossing signals of synchro and flip flop output voltage levels along with the clock signal when S1 and S3 terminals of synchro and SDC are reversed. From the analysis,  $V_{S3-S1}$ ,  $V_{S1-S2}$  are out of phase and  $V_{S2-S3}$  is in phase with  $V_{ref}$ . The flip flop outputs: Q1 becomes low for Z<sub>S3-S1</sub>, Q2 becomes high for Z<sub>S2-S3</sub> and Q3 becomes low for Z<sub>S1-S2</sub>. Hence, the LEDs: L1, L3 becomes ON and L2 becomes OFF.

### **Chapter 6**

Implementation of diagnostic features for synchro-to-digital converter



(a) Zero crossing signals,  $Z_{S3-S1}$  (yellow),  $Z_{S2-S3}$  (green),  $Z_{S1-S2}$  (blue) and clock signal (pink)



(b) Output voltages of flip flops:  $Q_1$  (yellow) is at 0 V,  $Q_2$  (green) is at 5 V,  $Q_3$  (blue) is at 0 V and clock signal (pink)

Figure 6.10: Zero crossing signals and flip flops output when S1 and S3 terminals of synchro and SDC are reversed.

Case (iv): S2 and S3 terminals of synchro and SDC are reversed.

In this case the S2, S3 terminals of synchro are connected to S3, S2 terminals of SDC respectively. From the analysis  $V_{S3-S1}$ , are in phase and  $V_{S2-S3}$ ,  $V_{S1-S2}$  are out of phase with  $V_{Ref}$ . Figure 6.11 shows zero crossing signals of synchro and flip flop output voltage levels along with the clock signal S2 and S3 terminals of synchro and SDC are reversed. From the analysis,  $V_{S3-S1}$ , are in phase and  $V_{S2-S3}$ ,  $V_{S1-S2}$  are out of phase with  $V_{ref}$ . The flip flop outputs: Q<sub>1</sub> becomes high for Z<sub>S3-S1</sub>, Q<sub>2</sub>, Q<sub>3</sub> becomes low for Z<sub>S2-S3</sub>, Z<sub>S1-S2</sub>. Hence, the LEDs: L<sub>1</sub> becomes OFF and L<sub>2</sub>, L<sub>3</sub> becomes ON.



(a) Zero crossing signals,  $Z_{S3-S1}$  (yellow),  $Z_{S2-S3}$  (green),  $Z_{S1-S2}$  (blue) and clock signal (pink)



(b) Output voltage of flip flops:  $Q_1$  (yellow) is at 5 V,  $Q_2$  (green) is at 0 V,  $Q_3$  (blue) is at 0 V and clock signal (pink)

Figure 6.11: Zero crossing signals and flip flops output when S2 and S3 terminals of synchro and SDC are reversed.

Chapter 6Implementation of diagnostic features for synchro-to-digital converterCase (v): S1, S2 and S3 terminals of synchro and SDC are reversed.

In this case the S1, S2, S3 terminals of synchro are connected to S3, S1, S2 terminals of SDC. From the analysis  $V_{S3-S1}$ ,  $V_{S1-S2}$  are in phase and  $V_{S2-S3}$  is out of phase with  $V_{Ref}$ . Figure 6.12 shows zero crossing signals of synchro and flip flop output voltage levels along with the clock signal when S1, S2 and S3 terminals of synchro and SDC are reversed. From the analysis,  $V_{S3-S1}$ ,  $V_{S1-S2}$  are in phase and  $V_{S2-S3}$  is out of phase with  $V_{ref}$ . The flip flop outputs: Q1 becomes high for Z<sub>S3-S1</sub>, Q2 becomes low for Z<sub>S2-S3</sub> and Q3 becomes high for Z<sub>S1-S2</sub>. Hence, the LEDs: L1, L3 becomes OFF and L2 becomes ON.





(a) Zero crossing signals,  $Z_{S3-S1}$  (yellow),  $Z_{S2-S3}$  (green),  $Z_{S1-S2}$  (blue) and clock signal (pink)



Figure 6.12: Zero crossing signals and flip flops output when S1, S2 and S3 terminals of synchro and SDC are reversed.

The synchro signal phase relationship with excitation signal and LED indications for various

reversal connections between synchro and SDC is shown in table 6.3.

### Chapter 6

### Implementation of diagnostic features for synchro-to-digital converter

Case	Description	V <sub>Ref</sub> & V <sub>S3-S1</sub>	$V_{Ref}$ & $V_{S2-S3}$	V e.V	LEDs		
	Description			$\mathbf{v}_{\text{Ref}} \propto \mathbf{v}_{\text{S1}-\text{S2}}$	L <sub>1</sub>	L <sub>2</sub>	L <sub>3</sub>
i	Correctly Connected $(S1 \rightarrow S1, S2 \rightarrow S2, S3 \rightarrow S3)$	In phase	In phase	Out of phase	OFF	OFF	ON
ii	S1-S2 swapped	Out of phase	Out of phase	In phase	ON	ON	OFF
iii	S1-S3 swapped	Out of phase	In phase	Out of phase	ON	OFF	ON
iv	S2-S3 swapped	In phase	Out of phase	Out of phase	OFF	ON	ON
v	S1, S2, S3 swapped (S1 $\rightarrow$ S3, S2 $\rightarrow$ S1, S3 $\rightarrow$ S2)	In phase	Out of phase	In phase	OFF	ON	OFF

Table 6.3: Summary of LED indications of stator terminal reversal connection detector

### **6.3** Conclusion

This study presents the design and functional verification of loss of signal detector and stator terminal reversal connection detector for the SDC. The realization of these detectors requires simple and optimum number of components. Hence it provides high reliability for the SDC. Since these detectors have LED indications at output side, one can easily locate the fault either because of cable disconnection or stator terminal reversal connection between synchro and SDC. The open line detection and reversal connection detection are useful at the commissioning stage of systems, where the synchro is deployed as positional sensor. Further, this design approach can be applied to other converters like resolver-to-digital converters.

### References

[1] Analog Devices, õPrecision, Low cost, High speed, BiFET Op Amp AD711,ö USA,
# Chapter 6 Implementation of diagnostic features for synchro-to-digital converter 2002. 2002.

- [2] Analog Devices, õFast, Precision Comparator AD790,ö USA, 2002.
- [3] Fairchild Semiconductor Corporation, õDM74LS123 Dual Retriggerable One-Shot with Clear and Complementary Outputs,ö USA, 2000.

### CHAPTER 7

# SUMMARY AND FUTURE SCOPE

### **CONTENTS:**

7.1 Summary

7.2 Future scope

#### Chapter 7

The work presented in this thesis covers the study of synchro in terms of parameters, non ideal behavior and also aims the development of Synchro-to-Digital Converter (SDC). The summary and future scope of the research work is as follows:

#### 7.1 Summary

The fuel handling mechanisms of nuclear reactor are discussed to understand the operation and scope of synchro. Synchro is an important component in motion and position sensing applications. The mathematical study of synchro is carried out to emulate functional behavior of the synchro. A study on non-ideal characteristics of synchro is taken up. A quantitative analysis of the same is presented to estimate the angular error occurring due to non ideal behavior of synchro.

A MATLAB/Simulink based simulation model is developed for SDC to compute the rotation angle and speed of rotor of synchro. This method mainly involves dual stage monoshot to extract the peak amplitude levels as the angular position information embedded into the envelope of output signals of synchro. However, the monoshot employs resistor and capacitor as external components to generate sampling signal for S&H circuit. Due to temperature variations and drifts in resistance, it is difficult to generate sampling pulses exactly at peak amplitude instances of synchro signals. Hence the accuracy in measurement of shaft angle comes down.

To eliminate the external factors on the analog components, a digital detection method of extracting the peak amplitude information is proposed. This design comprises of electronic scott-T circuit, digital peak detectors, latching & reset signals generation circuits, flip flops based quadrant detector and a microcontroller. The digital peak detector consists of a comparator, 10-bit counter and 10-bit DAC. This method requires stringent and high speed DACs to implement digital peak detectors. Further, the DAC is operated with a fixed

#### Chapter 7

reference voltage; it may not give good resolution for output shaft angle because the output signals of synchro are continuously time varying signals from small to high voltage swing. A new method is proposed using the concept of pulse width modulation for the estimation of synchro shaft angle. The basic idea of the scheme is the linear evaluation of peak amplitudes of scott-T signals using Time Duration Windows (TDW) and division of TDWs followed by the inverse tangent operation to get rotor shaft angle. The experimental results are demonstrated using a prototype SDC developed in-house.

The diagnostic features such as loss of signal detection and stator terminal reversal connection detection between synchro and SDC are implemented. The pulse stretching feature of monoshot is used to turn the LED ON when the input signals is disconnected and OFF when connected firmly to the SDC. The phase relationship analysis between line voltages of synchro and excitation voltage gives the idea to design a circuit which detects the reversal connection through corresponding LED indications.

#### 7.2 Future scope

The prognosis of synchro failure is another focus area, where it provides information on the status of faults severity, its progression and time to failure.

The synchro and associated electronics like SDC are used increasingly in industrial motor drives and aircraft systems. Hence, the research in this area can be encouraged. The methods and analysis presented in this thesis gives insight on synchro and SDC. The present study can be applied to high frequency operated synchros to get appreciable resolution and tracking rate for high accuracy and high speed applications.

Further scope exists in the transmission of synchro shaft angle information to distant places. For transmission of synchro outputs to SDC which is sitting at far, it is advisable to use wireless connection instead of physical wiring. Hence a wireless communication can be established between synchro and SDC for various applications.

Appendices

# **APPENDICES**

### A

### **Electronic scott-T simplification**

Consider the stator output equations of a synchro

$$V_{S3-S1} = V \sin(\omega t) \sin\theta$$
 (A1)

$$V_{S2 \circ S3} = V \sin(\omega t) \sin(\theta + 120^{\circ})$$
 (A2)

$$V_{S1-S2} = V \sin(\omega t) \sin(\theta + 240^{\circ})$$
 (A3)

From the equation (A1), it can be noticed that  $V_{S3 - S1}$  directly gives one of the outputs of electronic scott-T.

$$V_{\rm S} = V \sin(\omega t) \sin\theta \tag{A4}$$

For evaluating V  $\sin(\omega t) \cos\theta$ , equations (A2) and (A3) are manipulated. Consider the following manipulations,

(A2)  $\circ$  (A3) = Vsin( $\omega$ t) ((sin $\theta$  cos(120°) + cos $\theta$  sin(120°)) - (sin $\theta$  cos(240°) +

 $\cos\theta \sin(240^\circ))).$ 

Thus  $V\sin(\omega t) (-1/2 \sin\theta + \sqrt{3}/2 \cos\theta + 1/2 \sin\theta + \sqrt{3}/2 \cos\theta) = V \sqrt{3} \sin(\omega t) \cos\theta$ .

Hence the scaling of  $1/\sqrt{3}$  is done to get,

$$V_{\rm C} = V \sin(\omega t) \cos\theta \tag{A5}$$

The equations (A4) and (A5) represent scott-T output signals.

### 8051 microcontroller software code

Microcontroller software code reads two sets of 10-bit digital data along with quadrant bits and calculates synchro shaft angle.

```
#include<reg51.h>
#include <math.h>
float atan2 (float,float); /* function prototype for inverse tangent */
void dec2bin(unsigned int);/* function prototype for decimal to binary conversion
                           */
unsigned int i;
sbit qs= P3^0;
                           /* guadrant detector bits declaration */
sbit qc= P3^1;
bit t[10];
                           /* assigning output shaft angle to i/o pins */
sbit t[0]= P2^0;
sbit t[1]= P2^1;
sbit t[2]= P2^2;
sbit t[3]= P2^3;
sbit t[4]= P2^4;
sbit t[5]= P2^5;
sbit t[6]= P2^6;
sbit t[7]= P2^7;
sbit t[8]= P3^2;
sbit t[9]= P3^3;
void main(void)
{
unsigned char x,x1,x2,y,y1,y2;
float w,z,m;
                          /* set timer1 in 8 bit auto-reload timer mode */
TMOD=0x20;
                          /* initialize serial communication */
SCON=0x50;
                          /* load timer 1 to generate baud rate of 9.6kbps */
TH1=0xFD;
TR1=1;
                          /* start timer1 */
 while(1)
  {
                          /* reading of sin(theta) */
 x1=P0;
 x2=P3;
  x^2 = x^2 \& 11000000;
 x^2 = x^2 << 2;
 x = x2 | x1;
 y1=P1;
                          /* reading of cos(theta) */
  y1 = y1 \& 00111111;
 y2=P3;
 y2 = y2 & 11110000;
 y^2 = y^2 << 2;
  y= y2 | y1;
      w=atan2(x,y);
                          /* radian to degree conversion */
      z=w*180*7/22;
      z=(z*512)/180;
                          /* absolute angle estimation of shaft angle */
    if (qs=='1')
    {
     if (qc=='1')
```

```
m=z;
     dec2bin(m);
     }
      else
      {
      m=180-z;
      dec2bin(m);
      }
    }
      else
      {
       if(qc=='0')
       {
       m=180+z;
dec2bin(m);
       }
       else
       {
       m=360-z;
       dec2bin(m);
       }
      }
 }
}
void dec2bin (unsigned int x) /* subroutine to convert decimal to binary */
{
for (i=0;i<10;i++)
{
t[i]=x%2;
x=x/2;
}
```

# PIC microcontroller software code

Software code computes the synchro shaft angle for the set of two 8-bit binary data and quadrant bits.

```
#include <demo.h>
#include <stdio.h>
#include <math.h>
#define TX PIN_C6
                         /* selection inputs to read digital sine, digital cosine
#define SEL2 PIN_B4
                             data and quadrant detector bits */
#define SEL1 PIN_B5
void Read digital1();
                         /* function prototype for digital sine data*/
void Read_digital2();
                        /* function prototype for digital cosine data*/
                          /* quadrant detector bits declaration */
int8 QS,QC;
char flag1;
float angle2,angle1;
float sinedat, cosdat, err; /* digital sine and digital cosine data declaration */
float arr[4][4];
                       /* array declaration for quadrant detector bits */
void main()
{
setup_timer_3(T3_DISABLED | T3_DIV_BY_1);
setup_timer_4(T4_DISABLED,0,1);
setup_timer_5(T5_DISABLED | T5_DIV_BY_1);
setup_timer_6(T6_DISABLED,0,1);
setup_comparator(NC_NC_NC_NC);
flag1=0;
arr[1][1]=0.0;
arr[1][0]=-180.0;
arr[0][0]=180.0;
arr[0][1]=-360.0;
while(1)
  {
  while(flag1==0)
    {
    output bit(SEL1,0); /* reading of quadrant detectors bits */
    output_bit(SEL2,0);
    QS=input(PIN_A5);
    QC=input(PIN_C0);
                         /* subroutine call for digital sine data */
    Read_digital1();
    Read_digital2();
                        /* subroutine call for digital cosine data */
    angle1 = atan2(sinedat,cosdat);
    angle1 = angle1 * 57.324;/* radian to degree conversion */
    flag1=1;
    }
```

```
while(flag1==1)
   {
  Read_digital1();
                       /* subroutine call for digital sine data */
  Read_digital2();
                        /* subroutine call for digital cosine data */
  angle2 = atan2(sinedat,cosdat);
  angle2 = angle2 * 57.324; /* radian to degree conversion */
  err=abs(angle2-angle1);
   if(err<=0.6)
   {
   printf("synchro angle is %f\n\r",abs(angle1+arr[QS][QC]));
   flag1=1;
   }
     else if(err>0.6)
     {
      if(err<10.0)
       {
       printf("synchro angle is %f\n\r",abs(angle2+arr[QS][QC]));
       flag1=0;
       }
     else
       {
       }
     }
   }
 }
}
{
long x;
output bit(SEL1,0);
output bit(SEL2,1);
x=input(PIN_C1)*128+input(PIN_C0)*64+input(PIN_A5)*32+input(PIN_A4)*16+
  input(PIN A3)*8+input(PIN A2)*4+input(PIN A1)*2+input(PIN A0);
sinedat = (float)x;
}
void Read_digital2() /* subroutine to read cosine data [Q1..Q8] */
{
long x1;
output bit(SEL1,1);
output_bit(SEL2,0);
x1=input(PIN_C1)*128+input(PIN_C0)*64+input(PIN_A5)*32+input(PIN_A4)*16+
   input(PIN_A3)*8+input(PIN_A2)*4+input(PIN_A1)*2+input(PIN_A0);
cosdat=(float)x1;
}
/* demo.h */
#include <18F25K22.h>
#device adc=16
#FUSES NOWDT
                              /* No Watch Dog Timer */
#FUSES WDT128
                              /* Watch Dog Timer uses 1:128 Postscale */
```

#FUSES HSM	/* High speed Osc, medium power 4MHz-16MHz */					
#FUSES NOPLLEN	/* 4X HW PLL disabled, 4X PLL enabled in software					
	*/					
#FUSES NOFCMEN	<pre>/* Fail-safe clock monitor disabled */</pre>					
#FUSES NOIESO	/* Internal External Switch Over mode disabled */					
#FUSES NOBROWNOUT	/* No brownout reset */					
#FUSES WDT_SW	/* No Watch Dog Timer, enabled in Software */					
#FUSES NOLVP	<pre>/* No low voltage prgming, B3(PIC16) or B5(PIC18)</pre>					
	used for I/O */					
#FUSES NOXINST	<pre>/* Extended set extension and Indexed Addressing</pre>					
	mode disabled (Legacy mode) */					
<pre>#use delay(clock=12000000)</pre>						
<pre>#use FIXED_I0(B_outputs=PIN_B5,PIN_B4,PIN_B3,PIN_B2,PIN_B1,PIN_B0)</pre>						
<pre>#use FIXED_I0(C_outputs=PIN_C7,PIN_C5,PIN_C4,PIN_C3,PIN_C2)</pre>						
<pre>#use rs232(baud=9600,parity=N,xmit=PIN_C6,rcv=PIN_C7,bits=8)</pre>						

# **Bill of materials of Synchro-to-Digital Converter**

<b>S.</b>	Component	Component	Manufaatuvav	Ordening and	naalvaga
No	description	reference	Manufacturer	Ordering code	раскаде
1	5k/100mW, 0.01% Tol Resistor	R1	NA	NA	Through hole
2	1k/100mW, 0.01%Tol Resistor	R2	NA	NA	Through hole
3	1.5k/100mW, 0.01%Tol Resistor	R3	NA	NA	Through hole
4	500E/100mW, 1%Tol Resistor	R4	NA	NA	Through hole
5	1M/100mW,1%Tol Resistor	R5	NA	NA	Through hole
6	10k/100mW,1%Tol Resistor	R6	NA	NA	Through hole
7	Trim Potentiometer-2k	RPOT1- RPOT2	Bourns	Mouser 652-3296W- 1-202LF	Through hole
8	0.1µF/100V	C1	TDK	CGA3E3X7S2A104K	Case 0603
9	10µF/10V	C2	AVX	TPSA106K010R0900	Case 1206
10	22µF/10V	C3	AVX	TPSA226K010R0900	Case 1206
11	33pF/100V	C4	AVX	06031A330JAT2A	Case 0603
12	0.22µF/10V	C5	AVX	0603ZC224KAT2A	Case 0603
13	1k Resistor Network	RPACK1	Bourns	CAY16-102-J4-LF	SMD
14	AD711-OPAMP	U1-U11	Analog Devices	AD711	8 DIP
15	AD790-Comparator	U12-U14	Analog Devices	AD790	8 DIP
16	RS232 Interface IC	U15	MAXIM	MAX3241ECAI+	28 SSOP
17	3.3 V Regulator	U16	Linear Technology	LT1085-3.3V	TO-220
18	Altera CPLD	U17	Altera	EPM3128ATC100	100 TQFP
19	Power On Reset IC	U18	Maxim	MAX824	SOT23-5
20	Microcontroller	U19	Microchip	PIC18F25K22	28 SSOP
21	Oscillator- 16 MHz	Y1	Fox Electronics	FOX924B-16.00	SMD
22	Crystal Oscillator- 12 MHz	Y2	Euro Quartz	Element 14 order - 1640871	Through hole
23	Phoenix Terminal Block - 10 pin	TB1	Phoenix	MKDS 3/2-5,08	Through hole
24	Mini Phoenix Terminal Block - 12 pin (2.54 mm Pitch)	TB2	Phoenix	MPT 0.5/10-2.54 A	Through hole
25	DSUB Connector 9 Pin Female, Vertical Mount	CONN1	NA	NA	Through hole
26	10 Pin Male Header	H1	TE Connectivity	1-1634688-0	Through hole
27	Vertical Bergstrip- 6 pin	H2	FCI	68000-136 HLF	Through hole
28	4 Layer PCB 160 mm X 100 mm	NA	MICROPAK	NA	NA

### Bill Of Materials (BOM) of the prototype Synchro-to-Digital Converter